76 lines
1.1 KiB
Plaintext
76 lines
1.1 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2018 Microsemi Corporation
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "mscc,ocelot_pcb.dtsi"
|
|
|
|
/ {
|
|
model = "Ocelot PCB123 Reference Board";
|
|
compatible = "mscc,ocelot-pcb123", "mscc,ocelot";
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
status_green {
|
|
label = "pcb123:green:status";
|
|
gpios = <&sgpio 43 1>; /* p11.1 */
|
|
default-state = "on";
|
|
};
|
|
|
|
status_red {
|
|
label = "pcb123:red:status";
|
|
gpios = <&sgpio 11 1>; /* p11.0 */
|
|
default-state = "off";
|
|
};
|
|
};
|
|
};
|
|
|
|
&sgpio {
|
|
status = "okay";
|
|
mscc,sgpio-ports = <0x00FFFFFF>;
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
phy1: ethernet-phy@1 {
|
|
reg = <1>;
|
|
};
|
|
phy2: ethernet-phy@2 {
|
|
reg = <2>;
|
|
};
|
|
phy3: ethernet-phy@3 {
|
|
reg = <3>;
|
|
};
|
|
};
|
|
|
|
&switch {
|
|
ethernet-ports {
|
|
port0: port@0 {
|
|
reg = <2>;
|
|
phy-handle = <&phy2>;
|
|
};
|
|
port1: port@1 {
|
|
reg = <3>;
|
|
phy-handle = <&phy3>;
|
|
};
|
|
port2: port@2 {
|
|
reg = <0>;
|
|
phy-handle = <&phy0>;
|
|
};
|
|
port3: port@3 {
|
|
reg = <1>;
|
|
phy-handle = <&phy1>;
|
|
};
|
|
};
|
|
};
|