117 lines
4.5 KiB
C
117 lines
4.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* [origin: Linux kernel arch/arm/mach-at91/include/mach/at91_wdt.h]
|
|
*
|
|
* Copyright (C) 2009 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
* Copyright (C) 2007 Andrew Victor
|
|
* Copyright (C) 2007 Atmel Corporation.
|
|
*
|
|
* SDRAM Controllers (SDRAMC) - System peripherals registers.
|
|
* Based on AT91SAM9261 datasheet revision D.
|
|
*/
|
|
|
|
#ifndef AT91SAM9_SDRAMC_H
|
|
#define AT91SAM9_SDRAMC_H
|
|
|
|
#ifdef __ASSEMBLY__
|
|
|
|
#ifndef ATMEL_BASE_SDRAMC
|
|
#define ATMEL_BASE_SDRAMC ATMEL_BASE_SDRAMC0
|
|
#endif
|
|
|
|
#define AT91_ASM_SDRAMC_MR ATMEL_BASE_SDRAMC
|
|
#define AT91_ASM_SDRAMC_TR (ATMEL_BASE_SDRAMC + 0x04)
|
|
#define AT91_ASM_SDRAMC_CR (ATMEL_BASE_SDRAMC + 0x08)
|
|
#define AT91_ASM_SDRAMC_MDR (ATMEL_BASE_SDRAMC + 0x24)
|
|
|
|
#else
|
|
struct sdramc_reg {
|
|
u32 mr;
|
|
u32 tr;
|
|
u32 cr;
|
|
u32 lpr;
|
|
u32 ier;
|
|
u32 idr;
|
|
u32 imr;
|
|
u32 isr;
|
|
u32 mdr;
|
|
};
|
|
|
|
int sdramc_initialize(unsigned int sdram_address,
|
|
const struct sdramc_reg *p);
|
|
#endif
|
|
|
|
/* SDRAM Controller (SDRAMC) registers */
|
|
#define AT91_SDRAMC_MR (ATMEL_BASE_SDRAMC + 0x00) /* SDRAM Controller Mode Register */
|
|
#define AT91_SDRAMC_MODE (0xf << 0) /* Command Mode */
|
|
#define AT91_SDRAMC_MODE_NORMAL 0
|
|
#define AT91_SDRAMC_MODE_NOP 1
|
|
#define AT91_SDRAMC_MODE_PRECHARGE 2
|
|
#define AT91_SDRAMC_MODE_LMR 3
|
|
#define AT91_SDRAMC_MODE_REFRESH 4
|
|
#define AT91_SDRAMC_MODE_EXT_LMR 5
|
|
#define AT91_SDRAMC_MODE_DEEP 6
|
|
|
|
#define AT91_SDRAMC_TR (ATMEL_BASE_SDRAMC + 0x04) /* SDRAM Controller Refresh Timer Register */
|
|
#define AT91_SDRAMC_COUNT (0xfff << 0) /* Refresh Timer Counter */
|
|
|
|
#define AT91_SDRAMC_CR (ATMEL_BASE_SDRAMC + 0x08) /* SDRAM Controller Configuration Register */
|
|
#define AT91_SDRAMC_NC (3 << 0) /* Number of Column Bits */
|
|
#define AT91_SDRAMC_NC_8 (0 << 0)
|
|
#define AT91_SDRAMC_NC_9 (1 << 0)
|
|
#define AT91_SDRAMC_NC_10 (2 << 0)
|
|
#define AT91_SDRAMC_NC_11 (3 << 0)
|
|
#define AT91_SDRAMC_NR (3 << 2) /* Number of Row Bits */
|
|
#define AT91_SDRAMC_NR_11 (0 << 2)
|
|
#define AT91_SDRAMC_NR_12 (1 << 2)
|
|
#define AT91_SDRAMC_NR_13 (2 << 2)
|
|
#define AT91_SDRAMC_NB (1 << 4) /* Number of Banks */
|
|
#define AT91_SDRAMC_NB_2 (0 << 4)
|
|
#define AT91_SDRAMC_NB_4 (1 << 4)
|
|
#define AT91_SDRAMC_CAS (3 << 5) /* CAS Latency */
|
|
#define AT91_SDRAMC_CAS_1 (1 << 5)
|
|
#define AT91_SDRAMC_CAS_2 (2 << 5)
|
|
#define AT91_SDRAMC_CAS_3 (3 << 5)
|
|
#define AT91_SDRAMC_DBW (1 << 7) /* Data Bus Width */
|
|
#define AT91_SDRAMC_DBW_32 (0 << 7)
|
|
#define AT91_SDRAMC_DBW_16 (1 << 7)
|
|
#define AT91_SDRAMC_TWR (0xf << 8) /* Write Recovery Delay */
|
|
#define AT91_SDRAMC_TWR_VAL(x) (x << 8)
|
|
#define AT91_SDRAMC_TRC (0xf << 12) /* Row Cycle Delay */
|
|
#define AT91_SDRAMC_TRC_VAL(x) (x << 12)
|
|
#define AT91_SDRAMC_TRP (0xf << 16) /* Row Precharge Delay */
|
|
#define AT91_SDRAMC_TRP_VAL(x) (x << 16)
|
|
#define AT91_SDRAMC_TRCD (0xf << 20) /* Row to Column Delay */
|
|
#define AT91_SDRAMC_TRCD_VAL(x) (x << 20)
|
|
#define AT91_SDRAMC_TRAS (0xf << 24) /* Active to Precharge Delay */
|
|
#define AT91_SDRAMC_TRAS_VAL(x) (x << 24)
|
|
#define AT91_SDRAMC_TXSR (0xf << 28) /* Exit Self Refresh to Active Delay */
|
|
#define AT91_SDRAMC_TXSR_VAL(x) (x << 28)
|
|
|
|
#define AT91_SDRAMC_LPR (ATMEL_BASE_SDRAMC + 0x10) /* SDRAM Controller Low Power Register */
|
|
#define AT91_SDRAMC_LPCB (3 << 0) /* Low-power Configurations */
|
|
#define AT91_SDRAMC_LPCB_DISABLE 0
|
|
#define AT91_SDRAMC_LPCB_SELF_REFRESH 1
|
|
#define AT91_SDRAMC_LPCB_POWER_DOWN 2
|
|
#define AT91_SDRAMC_LPCB_DEEP_POWER_DOWN 3
|
|
#define AT91_SDRAMC_PASR (7 << 4) /* Partial Array Self Refresh */
|
|
#define AT91_SDRAMC_TCSR (3 << 8) /* Temperature Compensated Self Refresh */
|
|
#define AT91_SDRAMC_DS (3 << 10) /* Drive Strength */
|
|
#define AT91_SDRAMC_TIMEOUT (3 << 12) /* Time to define when Low Power Mode is enabled */
|
|
#define AT91_SDRAMC_TIMEOUT_0_CLK_CYCLES (0 << 12)
|
|
#define AT91_SDRAMC_TIMEOUT_64_CLK_CYCLES (1 << 12)
|
|
#define AT91_SDRAMC_TIMEOUT_128_CLK_CYCLES (2 << 12)
|
|
|
|
#define AT91_SDRAMC_IER (ATMEL_BASE_SDRAMC + 0x14) /* SDRAM Controller Interrupt Enable Register */
|
|
#define AT91_SDRAMC_IDR (ATMEL_BASE_SDRAMC + 0x18) /* SDRAM Controller Interrupt Disable Register */
|
|
#define AT91_SDRAMC_IMR (ATMEL_BASE_SDRAMC + 0x1C) /* SDRAM Controller Interrupt Mask Register */
|
|
#define AT91_SDRAMC_ISR (ATMEL_BASE_SDRAMC + 0x20) /* SDRAM Controller Interrupt Status Register */
|
|
#define AT91_SDRAMC_RES (1 << 0) /* Refresh Error Status */
|
|
|
|
#define AT91_SDRAMC_MDR (ATMEL_BASE_SDRAMC + 0x24) /* SDRAM Memory Device Register */
|
|
#define AT91_SDRAMC_MD (3 << 0) /* Memory Device Type */
|
|
#define AT91_SDRAMC_MD_SDRAM 0
|
|
#define AT91_SDRAMC_MD_LOW_POWER_SDRAM 1
|
|
|
|
#endif
|