27 lines
501 B
C
27 lines
501 B
C
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
||
|
|
/*
|
||
|
|
* Specialty padding for the Altera SoCFPGA preloader image
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __BOOT0_H
|
||
|
|
#define __BOOT0_H
|
||
|
|
|
||
|
|
_start:
|
||
|
|
ARM_VECTORS
|
||
|
|
|
||
|
|
#ifdef CONFIG_SPL_BUILD
|
||
|
|
.balignl 64,0xf33db33f;
|
||
|
|
|
||
|
|
.word 0x1337c0d3; /* SoCFPGA preloader validation word */
|
||
|
|
.word 0xc01df00d; /* Version, flags, length */
|
||
|
|
.word 0xcafec0d3; /* Checksum, zero-pad */
|
||
|
|
nop;
|
||
|
|
|
||
|
|
b reset; /* SoCFPGA Gen5 jumps here */
|
||
|
|
b reset; /* SoCFPGA Gen10 trampoline */
|
||
|
|
nop;
|
||
|
|
nop;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* __BOOT0_H */
|