90 lines
3.0 KiB
C
90 lines
3.0 KiB
C
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
/*
|
||
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/fsl_serdes.h>
|
||
|
|
#include <asm/processor.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
#include "fsl_corenet_serdes.h"
|
||
|
|
|
||
|
|
static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {
|
||
|
|
[0x2] = {NONE, NONE, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
|
||
|
|
NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
|
||
|
|
SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x5] = {NONE, NONE, PCIE1, PCIE3, PCIE2, PCIE2, PCIE2, PCIE2,
|
||
|
|
NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
|
||
|
|
SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x8] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
|
||
|
|
PCIE2, PCIE2, PCIE2, NONE, NONE, NONE, NONE, SATA1,
|
||
|
|
SATA2, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x9] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
|
||
|
|
PCIE2, PCIE2, PCIE2, NONE, NONE, XAUI_FM1, XAUI_FM1,
|
||
|
|
XAUI_FM1, XAUI_FM1, NONE, NONE, NONE, NONE, },
|
||
|
|
[0xa] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
|
||
|
|
PCIE2, PCIE2, PCIE2, NONE, NONE, PCIE3, PCIE3, PCIE3,
|
||
|
|
PCIE3, NONE, NONE, NONE, NONE, },
|
||
|
|
[0xf] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SRIO2,
|
||
|
|
SRIO2, SRIO1, SRIO1, NONE, NONE, PCIE3, SGMII_FM1_DTSEC5,
|
||
|
|
SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x14] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
|
||
|
|
PCIE2, SRIO1, SRIO1, NONE, NONE, AURORA,
|
||
|
|
SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE,
|
||
|
|
NONE, NONE, NONE, },
|
||
|
|
[0x16] = {NONE, NONE, PCIE1, PCIE3, PCIE2, PCIE2, SGMII_FM1_DTSEC3,
|
||
|
|
SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, SATA1, SATA2, NONE,
|
||
|
|
NONE, NONE, NONE, },
|
||
|
|
[0x17] = {NONE, NONE, PCIE1, PCIE3, PCIE2, PCIE2, SGMII_FM1_DTSEC3,
|
||
|
|
SGMII_FM1_DTSEC4, NONE, NONE, XAUI_FM1, XAUI_FM1, XAUI_FM1,
|
||
|
|
XAUI_FM1, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x19] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
|
||
|
|
PCIE2, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE,
|
||
|
|
NONE, NONE, SATA1, SATA2, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x1a] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SRIO2,
|
||
|
|
SRIO2, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE,
|
||
|
|
NONE, NONE, SATA1, SATA2, NONE, NONE, NONE, NONE, },
|
||
|
|
[0x1c] = {NONE, NONE, PCIE1, SGMII_FM1_DTSEC2, PCIE2, PCIE2,
|
||
|
|
SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, AURORA,
|
||
|
|
SGMII_FM1_DTSEC5, NONE, NONE, NONE, NONE, NONE, NONE, },
|
||
|
|
};
|
||
|
|
|
||
|
|
enum srds_prtcl serdes_get_prtcl(int cfg, int lane)
|
||
|
|
{
|
||
|
|
enum srds_prtcl prtcl;
|
||
|
|
u32 svr = get_svr();
|
||
|
|
u32 ver = SVR_SOC_VER(svr);
|
||
|
|
|
||
|
|
if (!serdes_lane_enabled(lane))
|
||
|
|
return NONE;
|
||
|
|
|
||
|
|
prtcl = serdes_cfg_tbl[cfg][lane];
|
||
|
|
|
||
|
|
/* P2040[e] does not support XAUI */
|
||
|
|
if (ver == SVR_P2040 && prtcl == XAUI_FM1)
|
||
|
|
prtcl = NONE;
|
||
|
|
|
||
|
|
return prtcl;
|
||
|
|
}
|
||
|
|
|
||
|
|
int is_serdes_prtcl_valid(u32 prtcl)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
u32 svr = get_svr();
|
||
|
|
u32 ver = SVR_SOC_VER(svr);
|
||
|
|
|
||
|
|
if (prtcl >= ARRAY_SIZE(serdes_cfg_tbl))
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
/* P2040[e] does not support XAUI */
|
||
|
|
if (ver == SVR_P2040 && prtcl == XAUI_FM1)
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
for (i = 0; i < SRDS_MAX_LANES; i++) {
|
||
|
|
if (serdes_cfg_tbl[prtcl][i] != NONE)
|
||
|
|
return 1;
|
||
|
|
}
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|