43 lines
1.2 KiB
C
43 lines
1.2 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
||
|
|
/*
|
||
|
|
* Configuration settings for the Allwinner A64 (sun50i) CPU
|
||
|
|
*/
|
||
|
|
|
||
|
|
#if defined(CONFIG_RESERVE_ALLWINNER_BOOT0_HEADER) && !defined(CONFIG_SPL_BUILD)
|
||
|
|
/* reserve space for BOOT0 header information */
|
||
|
|
b reset
|
||
|
|
.space 1532
|
||
|
|
#elif defined(CONFIG_ARM_BOOT_HOOK_RMR)
|
||
|
|
/*
|
||
|
|
* Switch into AArch64 if needed.
|
||
|
|
* Refer to arch/arm/mach-sunxi/rmr_switch.S for the original source.
|
||
|
|
*/
|
||
|
|
tst x0, x0 // this is "b #0x84" in ARM
|
||
|
|
b reset
|
||
|
|
.space 0x7c
|
||
|
|
.word 0xe59f1024 // ldr r1, [pc, #36] ; 0x170000a0
|
||
|
|
.word 0xe59f0024 // ldr r0, [pc, #36] ; CONFIG_*_TEXT_BASE
|
||
|
|
.word 0xe5810000 // str r0, [r1]
|
||
|
|
.word 0xf57ff04f // dsb sy
|
||
|
|
.word 0xf57ff06f // isb sy
|
||
|
|
.word 0xee1c0f50 // mrc 15, 0, r0, cr12, cr0, {2} ; RMR
|
||
|
|
.word 0xe3800003 // orr r0, r0, #3
|
||
|
|
.word 0xee0c0f50 // mcr 15, 0, r0, cr12, cr0, {2} ; RMR
|
||
|
|
.word 0xf57ff06f // isb sy
|
||
|
|
.word 0xe320f003 // wfi
|
||
|
|
.word 0xeafffffd // b @wfi
|
||
|
|
#ifndef CONFIG_MACH_SUN50I_H6
|
||
|
|
.word 0x017000a0 // writeable RVBAR mapping address
|
||
|
|
#else
|
||
|
|
.word 0x09010040 // writeable RVBAR mapping address
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_SPL_BUILD
|
||
|
|
.word CONFIG_SPL_TEXT_BASE
|
||
|
|
#else
|
||
|
|
.word CONFIG_SYS_TEXT_BASE
|
||
|
|
#endif
|
||
|
|
#else
|
||
|
|
/* normal execution */
|
||
|
|
b reset
|
||
|
|
#endif
|