389 lines
8.8 KiB
C
389 lines
8.8 KiB
C
/* Generated automatically by the program `genconstants'
|
|
from the machine description file `md'. */
|
|
|
|
#ifndef GCC_INSN_CONSTANTS_H
|
|
#define GCC_INSN_CONSTANTS_H
|
|
|
|
#define CMP_CMN 2
|
|
#define CMP_CMP 0
|
|
#define DOM_CC_NX_OR_Y 1
|
|
#define DOM_CC_X_OR_Y 2
|
|
#define NUM_OF_COND_CMP 4
|
|
#define CC_REGNUM 100
|
|
#define WCGR0 96
|
|
#define WCGR3 99
|
|
#define SP_REGNUM 13
|
|
#define R1_REGNUM 1
|
|
#define PC_REGNUM 15
|
|
#define WCGR2 98
|
|
#define R4_REGNUM 4
|
|
#define VFPCC_REGNUM 101
|
|
#define R0_REGNUM 0
|
|
#define CMN_CMP 1
|
|
#define LR_REGNUM 14
|
|
#define WCGR1 97
|
|
#define DOM_CC_X_AND_Y 0
|
|
#define CMN_CMN 3
|
|
#define IP_REGNUM 12
|
|
#define LAST_ARM_REGNUM 15
|
|
|
|
enum unspec {
|
|
UNSPEC_PUSH_MULT = 0,
|
|
UNSPEC_PIC_SYM = 1,
|
|
UNSPEC_PIC_BASE = 2,
|
|
UNSPEC_PRLG_STK = 3,
|
|
UNSPEC_REGISTER_USE = 4,
|
|
UNSPEC_CHECK_ARCH = 5,
|
|
UNSPEC_WSHUFH = 6,
|
|
UNSPEC_WACC = 7,
|
|
UNSPEC_TMOVMSK = 8,
|
|
UNSPEC_WSAD = 9,
|
|
UNSPEC_WSADZ = 10,
|
|
UNSPEC_WMACS = 11,
|
|
UNSPEC_WMACU = 12,
|
|
UNSPEC_WMACSZ = 13,
|
|
UNSPEC_WMACUZ = 14,
|
|
UNSPEC_CLRDI = 15,
|
|
UNSPEC_WALIGNI = 16,
|
|
UNSPEC_TLS = 17,
|
|
UNSPEC_PIC_LABEL = 18,
|
|
UNSPEC_PIC_OFFSET = 19,
|
|
UNSPEC_GOTSYM_OFF = 20,
|
|
UNSPEC_THUMB1_CASESI = 21,
|
|
UNSPEC_RBIT = 22,
|
|
UNSPEC_SYMBOL_OFFSET = 23,
|
|
UNSPEC_MEMORY_BARRIER = 24,
|
|
UNSPEC_UNALIGNED_LOAD = 25,
|
|
UNSPEC_UNALIGNED_STORE = 26,
|
|
UNSPEC_PIC_UNIFIED = 27,
|
|
UNSPEC_LL = 28,
|
|
UNSPEC_VRINTZ = 29,
|
|
UNSPEC_VRINTP = 30,
|
|
UNSPEC_VRINTM = 31,
|
|
UNSPEC_VRINTR = 32,
|
|
UNSPEC_VRINTX = 33,
|
|
UNSPEC_VRINTA = 34,
|
|
UNSPEC_PROBE_STACK = 35,
|
|
UNSPEC_NONSECURE_MEM = 36,
|
|
UNSPEC_SP_SET = 37,
|
|
UNSPEC_SP_TEST = 38,
|
|
UNSPEC_WADDC = 39,
|
|
UNSPEC_WABS = 40,
|
|
UNSPEC_WQMULWMR = 41,
|
|
UNSPEC_WQMULMR = 42,
|
|
UNSPEC_WQMULWM = 43,
|
|
UNSPEC_WQMULM = 44,
|
|
UNSPEC_WQMIAxyn = 45,
|
|
UNSPEC_WQMIAxy = 46,
|
|
UNSPEC_TANDC = 47,
|
|
UNSPEC_TORC = 48,
|
|
UNSPEC_TORVSC = 49,
|
|
UNSPEC_TEXTRC = 50,
|
|
UNSPEC_ASHIFT_SIGNED = 51,
|
|
UNSPEC_ASHIFT_UNSIGNED = 52,
|
|
UNSPEC_CRC32B = 53,
|
|
UNSPEC_CRC32H = 54,
|
|
UNSPEC_CRC32W = 55,
|
|
UNSPEC_CRC32CB = 56,
|
|
UNSPEC_CRC32CH = 57,
|
|
UNSPEC_CRC32CW = 58,
|
|
UNSPEC_AESD = 59,
|
|
UNSPEC_AESE = 60,
|
|
UNSPEC_AESIMC = 61,
|
|
UNSPEC_AESMC = 62,
|
|
UNSPEC_SHA1C = 63,
|
|
UNSPEC_SHA1M = 64,
|
|
UNSPEC_SHA1P = 65,
|
|
UNSPEC_SHA1H = 66,
|
|
UNSPEC_SHA1SU0 = 67,
|
|
UNSPEC_SHA1SU1 = 68,
|
|
UNSPEC_SHA256H = 69,
|
|
UNSPEC_SHA256H2 = 70,
|
|
UNSPEC_SHA256SU0 = 71,
|
|
UNSPEC_SHA256SU1 = 72,
|
|
UNSPEC_VMULLP64 = 73,
|
|
UNSPEC_LOAD_COUNT = 74,
|
|
UNSPEC_VABD_F = 75,
|
|
UNSPEC_VABD_S = 76,
|
|
UNSPEC_VABD_U = 77,
|
|
UNSPEC_VABDL_S = 78,
|
|
UNSPEC_VABDL_U = 79,
|
|
UNSPEC_VADD = 80,
|
|
UNSPEC_VADDHN = 81,
|
|
UNSPEC_VRADDHN = 82,
|
|
UNSPEC_VADDL_S = 83,
|
|
UNSPEC_VADDL_U = 84,
|
|
UNSPEC_VADDW_S = 85,
|
|
UNSPEC_VADDW_U = 86,
|
|
UNSPEC_VBSL = 87,
|
|
UNSPEC_VCAGE = 88,
|
|
UNSPEC_VCAGT = 89,
|
|
UNSPEC_VCALE = 90,
|
|
UNSPEC_VCALT = 91,
|
|
UNSPEC_VCEQ = 92,
|
|
UNSPEC_VCGE = 93,
|
|
UNSPEC_VCGEU = 94,
|
|
UNSPEC_VCGT = 95,
|
|
UNSPEC_VCGTU = 96,
|
|
UNSPEC_VCLS = 97,
|
|
UNSPEC_VCONCAT = 98,
|
|
UNSPEC_VCVT = 99,
|
|
UNSPEC_VCVT_S = 100,
|
|
UNSPEC_VCVT_U = 101,
|
|
UNSPEC_VCVT_S_N = 102,
|
|
UNSPEC_VCVT_U_N = 103,
|
|
UNSPEC_VCVT_HF_S_N = 104,
|
|
UNSPEC_VCVT_HF_U_N = 105,
|
|
UNSPEC_VCVT_SI_S_N = 106,
|
|
UNSPEC_VCVT_SI_U_N = 107,
|
|
UNSPEC_VCVTH_S = 108,
|
|
UNSPEC_VCVTH_U = 109,
|
|
UNSPEC_VCVTA_S = 110,
|
|
UNSPEC_VCVTA_U = 111,
|
|
UNSPEC_VCVTM_S = 112,
|
|
UNSPEC_VCVTM_U = 113,
|
|
UNSPEC_VCVTN_S = 114,
|
|
UNSPEC_VCVTN_U = 115,
|
|
UNSPEC_VCVTP_S = 116,
|
|
UNSPEC_VCVTP_U = 117,
|
|
UNSPEC_VEXT = 118,
|
|
UNSPEC_VHADD_S = 119,
|
|
UNSPEC_VHADD_U = 120,
|
|
UNSPEC_VRHADD_S = 121,
|
|
UNSPEC_VRHADD_U = 122,
|
|
UNSPEC_VHSUB_S = 123,
|
|
UNSPEC_VHSUB_U = 124,
|
|
UNSPEC_VLD1 = 125,
|
|
UNSPEC_VLD1_LANE = 126,
|
|
UNSPEC_VLD2 = 127,
|
|
UNSPEC_VLD2_DUP = 128,
|
|
UNSPEC_VLD2_LANE = 129,
|
|
UNSPEC_VLD3 = 130,
|
|
UNSPEC_VLD3A = 131,
|
|
UNSPEC_VLD3B = 132,
|
|
UNSPEC_VLD3_DUP = 133,
|
|
UNSPEC_VLD3_LANE = 134,
|
|
UNSPEC_VLD4 = 135,
|
|
UNSPEC_VLD4A = 136,
|
|
UNSPEC_VLD4B = 137,
|
|
UNSPEC_VLD4_DUP = 138,
|
|
UNSPEC_VLD4_LANE = 139,
|
|
UNSPEC_VMAX = 140,
|
|
UNSPEC_VMAX_U = 141,
|
|
UNSPEC_VMAXNM = 142,
|
|
UNSPEC_VMIN = 143,
|
|
UNSPEC_VMIN_U = 144,
|
|
UNSPEC_VMINNM = 145,
|
|
UNSPEC_VMLA = 146,
|
|
UNSPEC_VMLA_LANE = 147,
|
|
UNSPEC_VMLAL_S = 148,
|
|
UNSPEC_VMLAL_U = 149,
|
|
UNSPEC_VMLAL_S_LANE = 150,
|
|
UNSPEC_VMLAL_U_LANE = 151,
|
|
UNSPEC_VMLS = 152,
|
|
UNSPEC_VMLS_LANE = 153,
|
|
UNSPEC_VMLSL_S = 154,
|
|
UNSPEC_VMLSL_U = 155,
|
|
UNSPEC_VMLSL_S_LANE = 156,
|
|
UNSPEC_VMLSL_U_LANE = 157,
|
|
UNSPEC_VMLSL_LANE = 158,
|
|
UNSPEC_VFMA_LANE = 159,
|
|
UNSPEC_VFMS_LANE = 160,
|
|
UNSPEC_VMOVL_S = 161,
|
|
UNSPEC_VMOVL_U = 162,
|
|
UNSPEC_VMOVN = 163,
|
|
UNSPEC_VMUL = 164,
|
|
UNSPEC_VMULL_P = 165,
|
|
UNSPEC_VMULL_S = 166,
|
|
UNSPEC_VMULL_U = 167,
|
|
UNSPEC_VMUL_LANE = 168,
|
|
UNSPEC_VMULL_S_LANE = 169,
|
|
UNSPEC_VMULL_U_LANE = 170,
|
|
UNSPEC_VPADAL_S = 171,
|
|
UNSPEC_VPADAL_U = 172,
|
|
UNSPEC_VPADD = 173,
|
|
UNSPEC_VPADDL_S = 174,
|
|
UNSPEC_VPADDL_U = 175,
|
|
UNSPEC_VPMAX = 176,
|
|
UNSPEC_VPMAX_U = 177,
|
|
UNSPEC_VPMIN = 178,
|
|
UNSPEC_VPMIN_U = 179,
|
|
UNSPEC_VPSMAX = 180,
|
|
UNSPEC_VPSMIN = 181,
|
|
UNSPEC_VPUMAX = 182,
|
|
UNSPEC_VPUMIN = 183,
|
|
UNSPEC_VQABS = 184,
|
|
UNSPEC_VQADD_S = 185,
|
|
UNSPEC_VQADD_U = 186,
|
|
UNSPEC_VQDMLAL = 187,
|
|
UNSPEC_VQDMLAL_LANE = 188,
|
|
UNSPEC_VQDMLSL = 189,
|
|
UNSPEC_VQDMLSL_LANE = 190,
|
|
UNSPEC_VQDMULH = 191,
|
|
UNSPEC_VQDMULH_LANE = 192,
|
|
UNSPEC_VQRDMULH = 193,
|
|
UNSPEC_VQRDMULH_LANE = 194,
|
|
UNSPEC_VQDMULL = 195,
|
|
UNSPEC_VQDMULL_LANE = 196,
|
|
UNSPEC_VQMOVN_S = 197,
|
|
UNSPEC_VQMOVN_U = 198,
|
|
UNSPEC_VQMOVUN = 199,
|
|
UNSPEC_VQNEG = 200,
|
|
UNSPEC_VQSHL_S = 201,
|
|
UNSPEC_VQSHL_U = 202,
|
|
UNSPEC_VQRSHL_S = 203,
|
|
UNSPEC_VQRSHL_U = 204,
|
|
UNSPEC_VQSHL_S_N = 205,
|
|
UNSPEC_VQSHL_U_N = 206,
|
|
UNSPEC_VQSHLU_N = 207,
|
|
UNSPEC_VQSHRN_S_N = 208,
|
|
UNSPEC_VQSHRN_U_N = 209,
|
|
UNSPEC_VQRSHRN_S_N = 210,
|
|
UNSPEC_VQRSHRN_U_N = 211,
|
|
UNSPEC_VQSHRUN_N = 212,
|
|
UNSPEC_VQRSHRUN_N = 213,
|
|
UNSPEC_VQSUB_S = 214,
|
|
UNSPEC_VQSUB_U = 215,
|
|
UNSPEC_VRECPE = 216,
|
|
UNSPEC_VRECPS = 217,
|
|
UNSPEC_VREV16 = 218,
|
|
UNSPEC_VREV32 = 219,
|
|
UNSPEC_VREV64 = 220,
|
|
UNSPEC_VRSQRTE = 221,
|
|
UNSPEC_VRSQRTS = 222,
|
|
UNSPEC_VSHL_S = 223,
|
|
UNSPEC_VSHL_U = 224,
|
|
UNSPEC_VRSHL_S = 225,
|
|
UNSPEC_VRSHL_U = 226,
|
|
UNSPEC_VSHLL_S_N = 227,
|
|
UNSPEC_VSHLL_U_N = 228,
|
|
UNSPEC_VSHL_N = 229,
|
|
UNSPEC_VSHR_S_N = 230,
|
|
UNSPEC_VSHR_U_N = 231,
|
|
UNSPEC_VRSHR_S_N = 232,
|
|
UNSPEC_VRSHR_U_N = 233,
|
|
UNSPEC_VSHRN_N = 234,
|
|
UNSPEC_VRSHRN_N = 235,
|
|
UNSPEC_VSLI = 236,
|
|
UNSPEC_VSRA_S_N = 237,
|
|
UNSPEC_VSRA_U_N = 238,
|
|
UNSPEC_VRSRA_S_N = 239,
|
|
UNSPEC_VRSRA_U_N = 240,
|
|
UNSPEC_VSRI = 241,
|
|
UNSPEC_VST1 = 242,
|
|
UNSPEC_VST1_LANE = 243,
|
|
UNSPEC_VST2 = 244,
|
|
UNSPEC_VST2_LANE = 245,
|
|
UNSPEC_VST3 = 246,
|
|
UNSPEC_VST3A = 247,
|
|
UNSPEC_VST3B = 248,
|
|
UNSPEC_VST3_LANE = 249,
|
|
UNSPEC_VST4 = 250,
|
|
UNSPEC_VST4A = 251,
|
|
UNSPEC_VST4B = 252,
|
|
UNSPEC_VST4_LANE = 253,
|
|
UNSPEC_VSTRUCTDUMMY = 254,
|
|
UNSPEC_VSUB = 255,
|
|
UNSPEC_VSUBHN = 256,
|
|
UNSPEC_VRSUBHN = 257,
|
|
UNSPEC_VSUBL_S = 258,
|
|
UNSPEC_VSUBL_U = 259,
|
|
UNSPEC_VSUBW_S = 260,
|
|
UNSPEC_VSUBW_U = 261,
|
|
UNSPEC_VTBL = 262,
|
|
UNSPEC_VTBX = 263,
|
|
UNSPEC_VTRN1 = 264,
|
|
UNSPEC_VTRN2 = 265,
|
|
UNSPEC_VTST = 266,
|
|
UNSPEC_VUZP1 = 267,
|
|
UNSPEC_VUZP2 = 268,
|
|
UNSPEC_VZIP1 = 269,
|
|
UNSPEC_VZIP2 = 270,
|
|
UNSPEC_MISALIGNED_ACCESS = 271,
|
|
UNSPEC_VCLE = 272,
|
|
UNSPEC_VCLT = 273,
|
|
UNSPEC_NVRINTZ = 274,
|
|
UNSPEC_NVRINTP = 275,
|
|
UNSPEC_NVRINTM = 276,
|
|
UNSPEC_NVRINTX = 277,
|
|
UNSPEC_NVRINTA = 278,
|
|
UNSPEC_NVRINTN = 279,
|
|
UNSPEC_VQRDMLAH = 280,
|
|
UNSPEC_VQRDMLSH = 281,
|
|
UNSPEC_VRND = 282,
|
|
UNSPEC_VRNDA = 283,
|
|
UNSPEC_VRNDI = 284,
|
|
UNSPEC_VRNDM = 285,
|
|
UNSPEC_VRNDN = 286,
|
|
UNSPEC_VRNDP = 287,
|
|
UNSPEC_VRNDX = 288,
|
|
UNSPEC_DOT_S = 289,
|
|
UNSPEC_DOT_U = 290,
|
|
UNSPEC_VFML_LO = 291,
|
|
UNSPEC_VFML_HI = 292,
|
|
UNSPEC_VCADD90 = 293,
|
|
UNSPEC_VCADD270 = 294,
|
|
UNSPEC_VCMLA = 295,
|
|
UNSPEC_VCMLA90 = 296,
|
|
UNSPEC_VCMLA180 = 297,
|
|
UNSPEC_VCMLA270 = 298
|
|
};
|
|
#define NUM_UNSPEC_VALUES 299
|
|
extern const char *const unspec_strings[];
|
|
|
|
enum unspecv {
|
|
VUNSPEC_BLOCKAGE = 0,
|
|
VUNSPEC_EPILOGUE = 1,
|
|
VUNSPEC_THUMB1_INTERWORK = 2,
|
|
VUNSPEC_ALIGN = 3,
|
|
VUNSPEC_POOL_END = 4,
|
|
VUNSPEC_POOL_1 = 5,
|
|
VUNSPEC_POOL_2 = 6,
|
|
VUNSPEC_POOL_4 = 7,
|
|
VUNSPEC_POOL_8 = 8,
|
|
VUNSPEC_POOL_16 = 9,
|
|
VUNSPEC_TMRC = 10,
|
|
VUNSPEC_TMCR = 11,
|
|
VUNSPEC_ALIGN8 = 12,
|
|
VUNSPEC_WCMP_EQ = 13,
|
|
VUNSPEC_WCMP_GTU = 14,
|
|
VUNSPEC_WCMP_GT = 15,
|
|
VUNSPEC_EH_RETURN = 16,
|
|
VUNSPEC_ATOMIC_CAS = 17,
|
|
VUNSPEC_ATOMIC_XCHG = 18,
|
|
VUNSPEC_ATOMIC_OP = 19,
|
|
VUNSPEC_LL = 20,
|
|
VUNSPEC_LDRD_ATOMIC = 21,
|
|
VUNSPEC_SC = 22,
|
|
VUNSPEC_LAX = 23,
|
|
VUNSPEC_SLX = 24,
|
|
VUNSPEC_LDA = 25,
|
|
VUNSPEC_STL = 26,
|
|
VUNSPEC_GET_FPSCR = 27,
|
|
VUNSPEC_SET_FPSCR = 28,
|
|
VUNSPEC_PROBE_STACK_RANGE = 29,
|
|
VUNSPEC_CDP = 30,
|
|
VUNSPEC_CDP2 = 31,
|
|
VUNSPEC_LDC = 32,
|
|
VUNSPEC_LDC2 = 33,
|
|
VUNSPEC_LDCL = 34,
|
|
VUNSPEC_LDC2L = 35,
|
|
VUNSPEC_STC = 36,
|
|
VUNSPEC_STC2 = 37,
|
|
VUNSPEC_STCL = 38,
|
|
VUNSPEC_STC2L = 39,
|
|
VUNSPEC_MCR = 40,
|
|
VUNSPEC_MCR2 = 41,
|
|
VUNSPEC_MRC = 42,
|
|
VUNSPEC_MRC2 = 43,
|
|
VUNSPEC_MCRR = 44,
|
|
VUNSPEC_MCRR2 = 45,
|
|
VUNSPEC_MRRC = 46,
|
|
VUNSPEC_MRRC2 = 47,
|
|
VUNSPEC_SPECULATION_BARRIER = 48
|
|
};
|
|
#define NUM_UNSPECV_VALUES 49
|
|
extern const char *const unspecv_strings[];
|
|
|
|
#endif /* GCC_INSN_CONSTANTS_H */
|