67 lines
2.3 KiB
C
67 lines
2.3 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef NEOVERSE_N1_H
|
||
|
|
#define NEOVERSE_N1_H
|
||
|
|
|
||
|
|
#include <lib/utils_def.h>
|
||
|
|
|
||
|
|
/* Neoverse N1 MIDR for revision 0 */
|
||
|
|
#define NEOVERSE_N1_MIDR U(0x410fd0c0)
|
||
|
|
|
||
|
|
/* Exception Syndrome register EC code for IC Trap */
|
||
|
|
#define NEOVERSE_N1_EC_IC_TRAP U(0x1f)
|
||
|
|
|
||
|
|
/*******************************************************************************
|
||
|
|
* CPU Power Control register specific definitions.
|
||
|
|
******************************************************************************/
|
||
|
|
#define NEOVERSE_N1_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
||
|
|
|
||
|
|
/* Definitions of register field mask in NEOVERSE_N1_CPUPWRCTLR_EL1 */
|
||
|
|
#define NEOVERSE_N1_CORE_PWRDN_EN_MASK U(0x1)
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_ACTLR_AMEN_BIT (U(1) << 4)
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_AMU_NR_COUNTERS U(5)
|
||
|
|
#define NEOVERSE_N1_AMU_GROUP0_MASK U(0x1f)
|
||
|
|
|
||
|
|
/*******************************************************************************
|
||
|
|
* CPU Extended Control register specific definitions.
|
||
|
|
******************************************************************************/
|
||
|
|
#define NEOVERSE_N1_CPUECTLR_EL1 S3_0_C15_C1_4
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_WS_THR_L2_MASK (ULL(3) << 24)
|
||
|
|
#define NEOVERSE_N1_CPUECTLR_EL1_MM_TLBPF_DIS_BIT (ULL(1) << 51)
|
||
|
|
|
||
|
|
/*******************************************************************************
|
||
|
|
* CPU Auxiliary Control register specific definitions.
|
||
|
|
******************************************************************************/
|
||
|
|
#define NEOVERSE_N1_CPUACTLR_EL1 S3_0_C15_C1_0
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_CPUACTLR_EL1_BIT_6 (ULL(1) << 6)
|
||
|
|
#define NEOVERSE_N1_CPUACTLR_EL1_BIT_13 (ULL(1) << 13)
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1 S3_0_C15_C1_1
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1_BIT_0 (ULL(1) << 0)
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1_BIT_2 (ULL(1) << 2)
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1_BIT_11 (ULL(1) << 11)
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1_BIT_15 (ULL(1) << 15)
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1_BIT_16 (ULL(1) << 16)
|
||
|
|
#define NEOVERSE_N1_CPUACTLR2_EL1_BIT_59 (ULL(1) << 59)
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_CPUACTLR3_EL1 S3_0_C15_C1_2
|
||
|
|
|
||
|
|
#define NEOVERSE_N1_CPUACTLR3_EL1_BIT_10 (ULL(1) << 10)
|
||
|
|
|
||
|
|
/* Instruction patching registers */
|
||
|
|
#define CPUPSELR_EL3 S3_6_C15_C8_0
|
||
|
|
#define CPUPCR_EL3 S3_6_C15_C8_1
|
||
|
|
#define CPUPOR_EL3 S3_6_C15_C8_2
|
||
|
|
#define CPUPMR_EL3 S3_6_C15_C8_3
|
||
|
|
|
||
|
|
#endif /* NEOVERSE_N1_H */
|