201 lines
3.4 KiB
Plaintext
201 lines
3.4 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
|
|
/*
|
|
* Copyright (C) STMicroelectronics 2017 - All Rights Reserved
|
|
* Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/mfd/st,stpmic1.h>
|
|
|
|
/ {
|
|
memory@c0000000 {
|
|
device_type = "memory";
|
|
reg = <0xC0000000 0x40000000>;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
mcuram2: mcuram2@10000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x10000000 0x40000>;
|
|
no-map;
|
|
};
|
|
|
|
vdev0vring0: vdev0vring0@10040000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x10040000 0x1000>;
|
|
no-map;
|
|
};
|
|
|
|
vdev0vring1: vdev0vring1@10041000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x10041000 0x1000>;
|
|
no-map;
|
|
};
|
|
|
|
vdev0buffer: vdev0buffer@10042000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x10042000 0x4000>;
|
|
no-map;
|
|
};
|
|
|
|
mcuram: mcuram@30000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x30000000 0x40000>;
|
|
no-map;
|
|
};
|
|
|
|
retram: retram@38000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x38000000 0x10000>;
|
|
no-map;
|
|
};
|
|
};
|
|
vddcore: buck1 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vddcore";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
v3v3: regulator-3p3v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "v3v3";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
led {
|
|
compatible = "gpio-leds";
|
|
blue {
|
|
label = "heartbeat";
|
|
gpios = <&gpiod 9 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "heartbeat";
|
|
default-state = "off";
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
|
|
&cpu0{
|
|
cpu-supply = <&vddcore>;
|
|
};
|
|
|
|
&crc1 {
|
|
status = "okay";
|
|
};
|
|
|
|
|
|
&dma1 {
|
|
sram = <&dma_pool>;
|
|
};
|
|
|
|
&dma2 {
|
|
sram = <&dma_pool>;
|
|
};
|
|
|
|
&dts {
|
|
status = "okay";
|
|
};
|
|
|
|
ðernet0 {
|
|
status = "okay";
|
|
pinctrl-0 = <ðernet0_rgmii_pins_a>;
|
|
pinctrl-1 = <ðernet0_rgmii_pins_sleep_a>;
|
|
pinctrl-names = "default", "sleep";
|
|
phy-mode = "rgmii-id";
|
|
max-speed = <1000>;
|
|
phy-handle = <&phy0>;
|
|
mdio0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "snps,dwmac-mdio";
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
};
|
|
};
|
|
&hash1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&ipcc {
|
|
status = "okay";
|
|
};
|
|
|
|
&iwdg2 {
|
|
timeout-sec = <32>;
|
|
status = "okay";
|
|
};
|
|
|
|
|
|
|
|
&rng1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rtc {
|
|
status = "okay";
|
|
};
|
|
|
|
|
|
|
|
&sdmmc1 {
|
|
pinctrl-names = "default", "opendrain", "sleep";
|
|
pinctrl-0 = <&sdmmc1_b4_pins_a>;
|
|
pinctrl-1 = <&sdmmc1_b4_od_pins_a>;
|
|
pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
|
|
broken-cd;
|
|
st,neg-edge;
|
|
bus-width = <4>;
|
|
vmmc-supply = <&v3v3>;
|
|
status = "okay";
|
|
};
|
|
|
|
&sdmmc2 {
|
|
pinctrl-names = "default", "opendrain", "sleep";
|
|
pinctrl-0 = <&sdmmc2_b4_pins_a>;
|
|
pinctrl-1 = <&sdmmc2_b4_od_pins_a>;
|
|
pinctrl-2 = <&sdmmc2_b4_sleep_pins_a>;
|
|
non-removable;
|
|
st,neg-edge;
|
|
bus-width = <8>;
|
|
vmmc-supply = <&v3v3>;
|
|
keep-power-in-suspend;
|
|
status = "okay";
|
|
};
|
|
|
|
&sram {
|
|
dma_pool: dma_pool@0 {
|
|
reg = <0x50000 0x10000>;
|
|
pool;
|
|
};
|
|
};
|
|
|
|
&timers6 {
|
|
status = "okay";
|
|
/* spare dmas for other usage */
|
|
/delete-property/dmas;
|
|
/delete-property/dma-names;
|
|
timer@5 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
&uart4 {
|
|
pinctrl-names = "default", "sleep", "idle";
|
|
pinctrl-0 = <&uart4_pins_a>;
|
|
pinctrl-1 = <&uart4_sleep_pins_a>;
|
|
pinctrl-2 = <&uart4_idle_pins_a>;
|
|
pinctrl-3 = <&uart4_pins_a>;
|
|
/delete-property/dmas;
|
|
/delete-property/dma-names;
|
|
status = "okay";
|
|
};
|