256 lines
6.5 KiB
C
256 lines
6.5 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Copyright (C) 2001,2002,2005 Broadcom Corporation
|
|
* Copyright (C) 2004 by Ralf Baechle (ralf@linux-mips.org)
|
|
*/
|
|
|
|
/*
|
|
* BCM1x80/1x55-specific PCI support
|
|
*
|
|
* This module provides the glue between Linux's PCI subsystem
|
|
* and the hardware. We basically provide glue for accessing
|
|
* configuration space, and set up the translation for I/O
|
|
* space accesses.
|
|
*
|
|
* To access configuration space, we use ioremap. In the 32-bit
|
|
* kernel, this consumes either 4 or 8 page table pages, and 16MB of
|
|
* kernel mapped memory. Hopefully neither of these should be a huge
|
|
* problem.
|
|
*
|
|
* XXX: AT THIS TIME, ONLY the NATIVE PCI-X INTERFACE IS SUPPORTED.
|
|
*/
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/console.h>
|
|
#include <linux/tty.h>
|
|
#include <linux/vt.h>
|
|
|
|
#include <asm/sibyte/bcm1480_regs.h>
|
|
#include <asm/sibyte/bcm1480_scd.h>
|
|
#include <asm/sibyte/board.h>
|
|
#include <asm/io.h>
|
|
|
|
/*
|
|
* Macros for calculating offsets into config space given a device
|
|
* structure or dev/fun/reg
|
|
*/
|
|
#define CFGOFFSET(bus, devfn, where) (((bus)<<16)+((devfn)<<8)+(where))
|
|
#define CFGADDR(bus, devfn, where) CFGOFFSET((bus)->number, (devfn), where)
|
|
|
|
static void *cfg_space;
|
|
|
|
#define PCI_BUS_ENABLED 1
|
|
#define PCI_DEVICE_MODE 2
|
|
|
|
static int bcm1480_bus_status;
|
|
|
|
#define PCI_BRIDGE_DEVICE 0
|
|
|
|
/*
|
|
* Read/write 32-bit values in config space.
|
|
*/
|
|
static inline u32 READCFG32(u32 addr)
|
|
{
|
|
return *(u32 *)(cfg_space + (addr&~3));
|
|
}
|
|
|
|
static inline void WRITECFG32(u32 addr, u32 data)
|
|
{
|
|
*(u32 *)(cfg_space + (addr & ~3)) = data;
|
|
}
|
|
|
|
int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
|
{
|
|
if (pin == 0)
|
|
return -1;
|
|
|
|
return K_BCM1480_INT_PCI_INTA - 1 + pin;
|
|
}
|
|
|
|
/* Do platform specific device initialization at pci_enable_device() time */
|
|
int pcibios_plat_dev_init(struct pci_dev *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Some checks before doing config cycles:
|
|
* In PCI Device Mode, hide everything on bus 0 except the LDT host
|
|
* bridge. Otherwise, access is controlled by bridge MasterEn bits.
|
|
*/
|
|
static int bcm1480_pci_can_access(struct pci_bus *bus, int devfn)
|
|
{
|
|
u32 devno;
|
|
|
|
if (!(bcm1480_bus_status & (PCI_BUS_ENABLED | PCI_DEVICE_MODE)))
|
|
return 0;
|
|
|
|
if (bus->number == 0) {
|
|
devno = PCI_SLOT(devfn);
|
|
if (bcm1480_bus_status & PCI_DEVICE_MODE)
|
|
return 0;
|
|
else
|
|
return 1;
|
|
} else
|
|
return 1;
|
|
}
|
|
|
|
/*
|
|
* Read/write access functions for various sizes of values
|
|
* in config space. Return all 1's for disallowed accesses
|
|
* for a kludgy but adequate simulation of master aborts.
|
|
*/
|
|
|
|
static int bcm1480_pcibios_read(struct pci_bus *bus, unsigned int devfn,
|
|
int where, int size, u32 * val)
|
|
{
|
|
u32 data = 0;
|
|
|
|
if ((size == 2) && (where & 1))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
else if ((size == 4) && (where & 3))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
if (bcm1480_pci_can_access(bus, devfn))
|
|
data = READCFG32(CFGADDR(bus, devfn, where));
|
|
else
|
|
data = 0xFFFFFFFF;
|
|
|
|
if (size == 1)
|
|
*val = (data >> ((where & 3) << 3)) & 0xff;
|
|
else if (size == 2)
|
|
*val = (data >> ((where & 3) << 3)) & 0xffff;
|
|
else
|
|
*val = data;
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int bcm1480_pcibios_write(struct pci_bus *bus, unsigned int devfn,
|
|
int where, int size, u32 val)
|
|
{
|
|
u32 cfgaddr = CFGADDR(bus, devfn, where);
|
|
u32 data = 0;
|
|
|
|
if ((size == 2) && (where & 1))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
else if ((size == 4) && (where & 3))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
if (!bcm1480_pci_can_access(bus, devfn))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
data = READCFG32(cfgaddr);
|
|
|
|
if (size == 1)
|
|
data = (data & ~(0xff << ((where & 3) << 3))) |
|
|
(val << ((where & 3) << 3));
|
|
else if (size == 2)
|
|
data = (data & ~(0xffff << ((where & 3) << 3))) |
|
|
(val << ((where & 3) << 3));
|
|
else
|
|
data = val;
|
|
|
|
WRITECFG32(cfgaddr, data);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
struct pci_ops bcm1480_pci_ops = {
|
|
.read = bcm1480_pcibios_read,
|
|
.write = bcm1480_pcibios_write,
|
|
};
|
|
|
|
static struct resource bcm1480_mem_resource = {
|
|
.name = "BCM1480 PCI MEM",
|
|
.start = A_BCM1480_PHYS_PCI_MEM_MATCH_BYTES,
|
|
.end = A_BCM1480_PHYS_PCI_MEM_MATCH_BYTES + 0xfffffffUL,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct resource bcm1480_io_resource = {
|
|
.name = "BCM1480 PCI I/O",
|
|
.start = A_BCM1480_PHYS_PCI_IO_MATCH_BYTES,
|
|
.end = A_BCM1480_PHYS_PCI_IO_MATCH_BYTES + 0x1ffffffUL,
|
|
.flags = IORESOURCE_IO,
|
|
};
|
|
|
|
struct pci_controller bcm1480_controller = {
|
|
.pci_ops = &bcm1480_pci_ops,
|
|
.mem_resource = &bcm1480_mem_resource,
|
|
.io_resource = &bcm1480_io_resource,
|
|
.io_offset = A_BCM1480_PHYS_PCI_IO_MATCH_BYTES,
|
|
};
|
|
|
|
|
|
static int __init bcm1480_pcibios_init(void)
|
|
{
|
|
uint32_t cmdreg;
|
|
uint64_t reg;
|
|
|
|
/* CFE will assign PCI resources */
|
|
pci_set_flags(PCI_PROBE_ONLY);
|
|
|
|
/* Avoid ISA compat ranges. */
|
|
PCIBIOS_MIN_IO = 0x00008000UL;
|
|
PCIBIOS_MIN_MEM = 0x01000000UL;
|
|
|
|
/* Set I/O resource limits. - unlimited for now to accommodate HT */
|
|
ioport_resource.end = 0xffffffffUL;
|
|
iomem_resource.end = 0xffffffffUL;
|
|
|
|
cfg_space = ioremap(A_BCM1480_PHYS_PCI_CFG_MATCH_BITS, 16*1024*1024);
|
|
|
|
/*
|
|
* See if the PCI bus has been configured by the firmware.
|
|
*/
|
|
reg = __raw_readq(IOADDR(A_SCD_SYSTEM_CFG));
|
|
if (!(reg & M_BCM1480_SYS_PCI_HOST)) {
|
|
bcm1480_bus_status |= PCI_DEVICE_MODE;
|
|
} else {
|
|
cmdreg = READCFG32(CFGOFFSET(0, PCI_DEVFN(PCI_BRIDGE_DEVICE, 0),
|
|
PCI_COMMAND));
|
|
if (!(cmdreg & PCI_COMMAND_MASTER)) {
|
|
printk
|
|
("PCI: Skipping PCI probe. Bus is not initialized.\n");
|
|
iounmap(cfg_space);
|
|
return 1; /* XXX */
|
|
}
|
|
bcm1480_bus_status |= PCI_BUS_ENABLED;
|
|
}
|
|
|
|
/* turn on ExpMemEn */
|
|
cmdreg = READCFG32(CFGOFFSET(0, PCI_DEVFN(PCI_BRIDGE_DEVICE, 0), 0x40));
|
|
WRITECFG32(CFGOFFSET(0, PCI_DEVFN(PCI_BRIDGE_DEVICE, 0), 0x40),
|
|
cmdreg | 0x10);
|
|
cmdreg = READCFG32(CFGOFFSET(0, PCI_DEVFN(PCI_BRIDGE_DEVICE, 0), 0x40));
|
|
|
|
/*
|
|
* Establish mappings in KSEG2 (kernel virtual) to PCI I/O
|
|
* space. Use "match bytes" policy to make everything look
|
|
* little-endian. So, you need to also set
|
|
* CONFIG_SWAP_IO_SPACE, but this is the combination that
|
|
* works correctly with most of Linux's drivers.
|
|
* XXX ehs: Should this happen in PCI Device mode?
|
|
*/
|
|
|
|
bcm1480_controller.io_map_base = (unsigned long)
|
|
ioremap(A_BCM1480_PHYS_PCI_IO_MATCH_BYTES, 65536);
|
|
bcm1480_controller.io_map_base -= bcm1480_controller.io_offset;
|
|
set_io_port_base(bcm1480_controller.io_map_base);
|
|
|
|
register_pci_controller(&bcm1480_controller);
|
|
|
|
#ifdef CONFIG_VGA_CONSOLE
|
|
console_lock();
|
|
do_take_over_console(&vga_con, 0, MAX_NR_CONSOLES-1, 1);
|
|
console_unlock();
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(bcm1480_pcibios_init);
|