127 lines
2.8 KiB
Plaintext
127 lines
2.8 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
/*
|
||
|
|
* Support for peripherals on the AXS10x mainboard (VDK version)
|
||
|
|
*
|
||
|
|
* Copyright (C) 2013-15 Synopsys, Inc. (www.synopsys.com)
|
||
|
|
*/
|
||
|
|
|
||
|
|
/ {
|
||
|
|
axs10x_mb_vdk {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x00000000 0xe0000000 0x10000000>;
|
||
|
|
interrupt-parent = <&mb_intc>;
|
||
|
|
|
||
|
|
clocks {
|
||
|
|
apbclk: apbclk {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <50000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mmcclk: mmcclk {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <50000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pguclk: pguclk {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <25175000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
ethernet@18000 {
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
compatible = "snps,dwmac";
|
||
|
|
reg = < 0x18000 0x2000 >;
|
||
|
|
interrupts = < 4 >;
|
||
|
|
interrupt-names = "macirq";
|
||
|
|
phy-mode = "rgmii";
|
||
|
|
snps,phy-addr = < 0 >; // VDK model phy address is 0
|
||
|
|
snps,pbl = < 32 >;
|
||
|
|
clocks = <&apbclk>;
|
||
|
|
clock-names = "stmmaceth";
|
||
|
|
};
|
||
|
|
|
||
|
|
ehci@40000 {
|
||
|
|
compatible = "generic-ehci";
|
||
|
|
reg = < 0x40000 0x100 >;
|
||
|
|
interrupts = < 8 >;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart@20000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x20000 0x100>;
|
||
|
|
clock-frequency = <2403200>;
|
||
|
|
interrupts = <17>;
|
||
|
|
baud = <115200>;
|
||
|
|
reg-shift = <2>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart@21000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x21000 0x100>;
|
||
|
|
clock-frequency = <2403200>;
|
||
|
|
interrupts = <18>;
|
||
|
|
baud = <115200>;
|
||
|
|
reg-shift = <2>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart@22000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x22000 0x100>;
|
||
|
|
clock-frequency = <2403200>;
|
||
|
|
interrupts = <19>;
|
||
|
|
baud = <115200>;
|
||
|
|
reg-shift = <2>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* PGU output directly sent to virtual LCD screen; hdmi controller not modelled */
|
||
|
|
pgu@17000 {
|
||
|
|
compatible = "snps,arcpgu";
|
||
|
|
reg = <0x17000 0x400>;
|
||
|
|
clocks = <&pguclk>;
|
||
|
|
clock-names = "pxlclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* VDK has additional ps2 keyboard/mouse interface integrated in LCD screen model */
|
||
|
|
ps2: ps2@e0017400 {
|
||
|
|
compatible = "snps,arc_ps2";
|
||
|
|
reg = <0x17400 0x14>;
|
||
|
|
interrupts = <5>;
|
||
|
|
interrupt-names = "arc_ps2_irq";
|
||
|
|
};
|
||
|
|
|
||
|
|
mmc@15000 {
|
||
|
|
compatible = "snps,dw-mshc";
|
||
|
|
reg = <0x15000 0x400>;
|
||
|
|
fifo-depth = <1024>;
|
||
|
|
card-detect-delay = <200>;
|
||
|
|
clocks = <&apbclk>, <&mmcclk>;
|
||
|
|
clock-names = "biu", "ciu";
|
||
|
|
interrupts = <7>;
|
||
|
|
bus-width = <4>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Embedded Vision subsystem UIO mappings; only relevant for EV VDK
|
||
|
|
*
|
||
|
|
* This node is intentionally put outside of MB above becase
|
||
|
|
* it maps areas outside of MB's 0xez-0xfz.
|
||
|
|
*/
|
||
|
|
uio_ev: uio@d0000000 {
|
||
|
|
compatible = "generic-uio";
|
||
|
|
reg = <0xd0000000 0x2000 0xd1000000 0x2000 0x90000000 0x10000000 0xc0000000 0x10000000>;
|
||
|
|
reg-names = "ev_gsa", "ev_ctrl", "ev_shared_mem", "ev_code_mem";
|
||
|
|
interrupt-parent = <&mb_intc>;
|
||
|
|
interrupts = <23>;
|
||
|
|
};
|
||
|
|
};
|