117 lines
2.5 KiB
YAML
117 lines
2.5 KiB
YAML
|
# SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/gpu/arm,mali-bifrost.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: ARM Mali Bifrost GPU
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Rob Herring <robh@kernel.org>
|
||
|
|
|
||
|
|
properties:
|
||
|
|
$nodename:
|
||
|
|
pattern: '^gpu@[a-f0-9]+$'
|
||
|
|
|
||
|
|
compatible:
|
||
|
|
items:
|
||
|
|
- enum:
|
||
|
|
- amlogic,meson-g12a-mali
|
||
|
|
- const: arm,mali-bifrost # Mali Bifrost GPU model/revision is fully discoverable
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
interrupts:
|
||
|
|
items:
|
||
|
|
- description: Job interrupt
|
||
|
|
- description: MMU interrupt
|
||
|
|
- description: GPU interrupt
|
||
|
|
|
||
|
|
interrupt-names:
|
||
|
|
items:
|
||
|
|
- const: job
|
||
|
|
- const: mmu
|
||
|
|
- const: gpu
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
mali-supply:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
operating-points-v2: true
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- interrupts
|
||
|
|
- interrupt-names
|
||
|
|
- clocks
|
||
|
|
|
||
|
|
allOf:
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
const: amlogic,meson-g12a-mali
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
resets:
|
||
|
|
minItems: 2
|
||
|
|
required:
|
||
|
|
- resets
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
|
||
|
|
gpu@ffe40000 {
|
||
|
|
compatible = "amlogic,meson-g12a-mali", "arm,mali-bifrost";
|
||
|
|
reg = <0xffe40000 0x10000>;
|
||
|
|
interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "job", "mmu", "gpu";
|
||
|
|
clocks = <&clk 1>;
|
||
|
|
mali-supply = <&vdd_gpu>;
|
||
|
|
operating-points-v2 = <&gpu_opp_table>;
|
||
|
|
resets = <&reset 0>, <&reset 1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpu_opp_table: opp_table0 {
|
||
|
|
compatible = "operating-points-v2";
|
||
|
|
|
||
|
|
opp@533000000 {
|
||
|
|
opp-hz = /bits/ 64 <533000000>;
|
||
|
|
opp-microvolt = <1250000>;
|
||
|
|
};
|
||
|
|
opp@450000000 {
|
||
|
|
opp-hz = /bits/ 64 <450000000>;
|
||
|
|
opp-microvolt = <1150000>;
|
||
|
|
};
|
||
|
|
opp@400000000 {
|
||
|
|
opp-hz = /bits/ 64 <400000000>;
|
||
|
|
opp-microvolt = <1125000>;
|
||
|
|
};
|
||
|
|
opp@350000000 {
|
||
|
|
opp-hz = /bits/ 64 <350000000>;
|
||
|
|
opp-microvolt = <1075000>;
|
||
|
|
};
|
||
|
|
opp@266000000 {
|
||
|
|
opp-hz = /bits/ 64 <266000000>;
|
||
|
|
opp-microvolt = <1025000>;
|
||
|
|
};
|
||
|
|
opp@160000000 {
|
||
|
|
opp-hz = /bits/ 64 <160000000>;
|
||
|
|
opp-microvolt = <925000>;
|
||
|
|
};
|
||
|
|
opp@100000000 {
|
||
|
|
opp-hz = /bits/ 64 <100000000>;
|
||
|
|
opp-microvolt = <912500>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
...
|