138 lines
4.7 KiB
C
138 lines
4.7 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
// Copyright (C) 2005-2017 Andes Technology Corporation
|
||
|
|
|
||
|
|
#ifndef L2_CACHE_H
|
||
|
|
#define L2_CACHE_H
|
||
|
|
|
||
|
|
/* CCTL_CMD_OP */
|
||
|
|
#define L2_CA_CONF_OFF 0x0
|
||
|
|
#define L2_IF_CONF_OFF 0x4
|
||
|
|
#define L2CC_SETUP_OFF 0x8
|
||
|
|
#define L2CC_PROT_OFF 0xC
|
||
|
|
#define L2CC_CTRL_OFF 0x10
|
||
|
|
#define L2_INT_EN_OFF 0x20
|
||
|
|
#define L2_STA_OFF 0x24
|
||
|
|
#define RDERR_ADDR_OFF 0x28
|
||
|
|
#define WRERR_ADDR_OFF 0x2c
|
||
|
|
#define EVDPTERR_ADDR_OFF 0x30
|
||
|
|
#define IMPL3ERR_ADDR_OFF 0x34
|
||
|
|
#define L2_CNT0_CTRL_OFF 0x40
|
||
|
|
#define L2_EVNT_CNT0_OFF 0x44
|
||
|
|
#define L2_CNT1_CTRL_OFF 0x48
|
||
|
|
#define L2_EVNT_CNT1_OFF 0x4c
|
||
|
|
#define L2_CCTL_CMD_OFF 0x60
|
||
|
|
#define L2_CCTL_STATUS_OFF 0x64
|
||
|
|
#define L2_LINE_TAG_OFF 0x68
|
||
|
|
#define L2_LINE_DPT_OFF 0x70
|
||
|
|
|
||
|
|
#define CCTL_CMD_L2_IX_INVAL 0x0
|
||
|
|
#define CCTL_CMD_L2_PA_INVAL 0x1
|
||
|
|
#define CCTL_CMD_L2_IX_WB 0x2
|
||
|
|
#define CCTL_CMD_L2_PA_WB 0x3
|
||
|
|
#define CCTL_CMD_L2_PA_WBINVAL 0x5
|
||
|
|
#define CCTL_CMD_L2_SYNC 0xa
|
||
|
|
|
||
|
|
/* CCTL_CMD_TYPE */
|
||
|
|
#define CCTL_SINGLE_CMD 0
|
||
|
|
#define CCTL_BLOCK_CMD 0x10
|
||
|
|
#define CCTL_ALL_CMD 0x10
|
||
|
|
|
||
|
|
/******************************************************************************
|
||
|
|
* L2_CA_CONF (Cache architecture configuration)
|
||
|
|
*****************************************************************************/
|
||
|
|
#define L2_CA_CONF_offL2SET 0
|
||
|
|
#define L2_CA_CONF_offL2WAY 4
|
||
|
|
#define L2_CA_CONF_offL2CLSZ 8
|
||
|
|
#define L2_CA_CONF_offL2DW 11
|
||
|
|
#define L2_CA_CONF_offL2PT 14
|
||
|
|
#define L2_CA_CONF_offL2VER 16
|
||
|
|
|
||
|
|
#define L2_CA_CONF_mskL2SET (0xFUL << L2_CA_CONF_offL2SET)
|
||
|
|
#define L2_CA_CONF_mskL2WAY (0xFUL << L2_CA_CONF_offL2WAY)
|
||
|
|
#define L2_CA_CONF_mskL2CLSZ (0x7UL << L2_CA_CONF_offL2CLSZ)
|
||
|
|
#define L2_CA_CONF_mskL2DW (0x7UL << L2_CA_CONF_offL2DW)
|
||
|
|
#define L2_CA_CONF_mskL2PT (0x3UL << L2_CA_CONF_offL2PT)
|
||
|
|
#define L2_CA_CONF_mskL2VER (0xFFFFUL << L2_CA_CONF_offL2VER)
|
||
|
|
|
||
|
|
/******************************************************************************
|
||
|
|
* L2CC_SETUP (L2CC Setup register)
|
||
|
|
*****************************************************************************/
|
||
|
|
#define L2CC_SETUP_offPART 0
|
||
|
|
#define L2CC_SETUP_mskPART (0x3UL << L2CC_SETUP_offPART)
|
||
|
|
#define L2CC_SETUP_offDDLATC 4
|
||
|
|
#define L2CC_SETUP_mskDDLATC (0x3UL << L2CC_SETUP_offDDLATC)
|
||
|
|
#define L2CC_SETUP_offTDLATC 8
|
||
|
|
#define L2CC_SETUP_mskTDLATC (0x3UL << L2CC_SETUP_offTDLATC)
|
||
|
|
|
||
|
|
/******************************************************************************
|
||
|
|
* L2CC_PROT (L2CC Protect register)
|
||
|
|
*****************************************************************************/
|
||
|
|
#define L2CC_PROT_offMRWEN 31
|
||
|
|
#define L2CC_PROT_mskMRWEN (0x1UL << L2CC_PROT_offMRWEN)
|
||
|
|
|
||
|
|
/******************************************************************************
|
||
|
|
* L2_CCTL_STATUS_Mn (The L2CCTL command working status for Master n)
|
||
|
|
*****************************************************************************/
|
||
|
|
#define L2CC_CTRL_offEN 31
|
||
|
|
#define L2CC_CTRL_mskEN (0x1UL << L2CC_CTRL_offEN)
|
||
|
|
|
||
|
|
/******************************************************************************
|
||
|
|
* L2_CCTL_STATUS_Mn (The L2CCTL command working status for Master n)
|
||
|
|
*****************************************************************************/
|
||
|
|
#define L2_CCTL_STATUS_offCMD_COMP 31
|
||
|
|
#define L2_CCTL_STATUS_mskCMD_COMP (0x1 << L2_CCTL_STATUS_offCMD_COMP)
|
||
|
|
|
||
|
|
extern void __iomem *atl2c_base;
|
||
|
|
#include <linux/smp.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
#include <asm/bitfield.h>
|
||
|
|
|
||
|
|
#define L2C_R_REG(offset) readl(atl2c_base + offset)
|
||
|
|
#define L2C_W_REG(offset, value) writel(value, atl2c_base + offset)
|
||
|
|
|
||
|
|
#define L2_CMD_RDY() \
|
||
|
|
do{;}while((L2C_R_REG(L2_CCTL_STATUS_OFF) & L2_CCTL_STATUS_mskCMD_COMP) == 0)
|
||
|
|
|
||
|
|
static inline unsigned long L2_CACHE_SET(void)
|
||
|
|
{
|
||
|
|
return 64 << ((L2C_R_REG(L2_CA_CONF_OFF) & L2_CA_CONF_mskL2SET) >>
|
||
|
|
L2_CA_CONF_offL2SET);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline unsigned long L2_CACHE_WAY(void)
|
||
|
|
{
|
||
|
|
return 1 +
|
||
|
|
((L2C_R_REG(L2_CA_CONF_OFF) & L2_CA_CONF_mskL2WAY) >>
|
||
|
|
L2_CA_CONF_offL2WAY);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline unsigned long L2_CACHE_LINE_SIZE(void)
|
||
|
|
{
|
||
|
|
|
||
|
|
return 4 << ((L2C_R_REG(L2_CA_CONF_OFF) & L2_CA_CONF_mskL2CLSZ) >>
|
||
|
|
L2_CA_CONF_offL2CLSZ);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline unsigned long GET_L2CC_CTRL_CPU(unsigned long cpu)
|
||
|
|
{
|
||
|
|
if (cpu == smp_processor_id())
|
||
|
|
return L2C_R_REG(L2CC_CTRL_OFF);
|
||
|
|
return L2C_R_REG(L2CC_CTRL_OFF + (cpu << 8));
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void SET_L2CC_CTRL_CPU(unsigned long cpu, unsigned long val)
|
||
|
|
{
|
||
|
|
if (cpu == smp_processor_id())
|
||
|
|
L2C_W_REG(L2CC_CTRL_OFF, val);
|
||
|
|
else
|
||
|
|
L2C_W_REG(L2CC_CTRL_OFF + (cpu << 8), val);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline unsigned long GET_L2CC_STATUS_CPU(unsigned long cpu)
|
||
|
|
{
|
||
|
|
if (cpu == smp_processor_id())
|
||
|
|
return L2C_R_REG(L2_CCTL_STATUS_OFF);
|
||
|
|
return L2C_R_REG(L2_CCTL_STATUS_OFF + (cpu << 8));
|
||
|
|
}
|
||
|
|
#endif
|