499 lines
8.4 KiB
C
499 lines
8.4 KiB
C
|
/* SPDX-License-Identifier: ISC */
|
||
|
/* Copyright (C) 2019 MediaTek Inc. */
|
||
|
|
||
|
#ifndef __MT7615_MCU_H
|
||
|
#define __MT7615_MCU_H
|
||
|
|
||
|
struct mt7615_mcu_txd {
|
||
|
__le32 txd[8];
|
||
|
|
||
|
__le16 len;
|
||
|
__le16 pq_id;
|
||
|
|
||
|
u8 cid;
|
||
|
u8 pkt_type;
|
||
|
u8 set_query; /* FW don't care */
|
||
|
u8 seq;
|
||
|
|
||
|
u8 uc_d2b0_rev;
|
||
|
u8 ext_cid;
|
||
|
u8 s2d_index;
|
||
|
u8 ext_cid_ack;
|
||
|
|
||
|
u32 reserved[5];
|
||
|
} __packed __aligned(4);
|
||
|
|
||
|
/* event table */
|
||
|
enum {
|
||
|
MCU_EVENT_TARGET_ADDRESS_LEN = 0x01,
|
||
|
MCU_EVENT_FW_START = 0x01,
|
||
|
MCU_EVENT_GENERIC = 0x01,
|
||
|
MCU_EVENT_ACCESS_REG = 0x02,
|
||
|
MCU_EVENT_MT_PATCH_SEM = 0x04,
|
||
|
MCU_EVENT_CH_PRIVILEGE = 0x18,
|
||
|
MCU_EVENT_EXT = 0xed,
|
||
|
MCU_EVENT_RESTART_DL = 0xef,
|
||
|
};
|
||
|
|
||
|
/* ext event table */
|
||
|
enum {
|
||
|
MCU_EXT_EVENT_PS_SYNC = 0x5,
|
||
|
MCU_EXT_EVENT_FW_LOG_2_HOST = 0x13,
|
||
|
MCU_EXT_EVENT_THERMAL_PROTECT = 0x22,
|
||
|
MCU_EXT_EVENT_ASSERT_DUMP = 0x23,
|
||
|
MCU_EXT_EVENT_RDD_REPORT = 0x3a,
|
||
|
MCU_EXT_EVENT_CSA_NOTIFY = 0x4f,
|
||
|
};
|
||
|
|
||
|
struct mt7615_mcu_rxd {
|
||
|
__le32 rxd[4];
|
||
|
|
||
|
__le16 len;
|
||
|
__le16 pkt_type_id;
|
||
|
|
||
|
u8 eid;
|
||
|
u8 seq;
|
||
|
__le16 __rsv;
|
||
|
|
||
|
u8 ext_eid;
|
||
|
u8 __rsv1[2];
|
||
|
u8 s2d_index;
|
||
|
};
|
||
|
|
||
|
#define MCU_PQ_ID(p, q) (((p) << 15) | ((q) << 10))
|
||
|
#define MCU_PKT_ID 0xa0
|
||
|
|
||
|
enum {
|
||
|
MCU_Q_QUERY,
|
||
|
MCU_Q_SET,
|
||
|
MCU_Q_RESERVED,
|
||
|
MCU_Q_NA
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
MCU_S2D_H2N,
|
||
|
MCU_S2D_C2N,
|
||
|
MCU_S2D_H2C,
|
||
|
MCU_S2D_H2CN
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
MCU_CMD_TARGET_ADDRESS_LEN_REQ = 0x01,
|
||
|
MCU_CMD_FW_START_REQ = 0x02,
|
||
|
MCU_CMD_INIT_ACCESS_REG = 0x3,
|
||
|
MCU_CMD_PATCH_START_REQ = 0x05,
|
||
|
MCU_CMD_PATCH_FINISH_REQ = 0x07,
|
||
|
MCU_CMD_PATCH_SEM_CONTROL = 0x10,
|
||
|
MCU_CMD_EXT_CID = 0xED,
|
||
|
MCU_CMD_FW_SCATTER = 0xEE,
|
||
|
MCU_CMD_RESTART_DL_REQ = 0xEF,
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
MCU_EXT_CMD_PM_STATE_CTRL = 0x07,
|
||
|
MCU_EXT_CMD_CHANNEL_SWITCH = 0x08,
|
||
|
MCU_EXT_CMD_SET_TX_POWER_CTRL = 0x11,
|
||
|
MCU_EXT_CMD_EFUSE_BUFFER_MODE = 0x21,
|
||
|
MCU_EXT_CMD_STA_REC_UPDATE = 0x25,
|
||
|
MCU_EXT_CMD_BSS_INFO_UPDATE = 0x26,
|
||
|
MCU_EXT_CMD_EDCA_UPDATE = 0x27,
|
||
|
MCU_EXT_CMD_DEV_INFO_UPDATE = 0x2A,
|
||
|
MCU_EXT_CMD_GET_TEMP = 0x2c,
|
||
|
MCU_EXT_CMD_WTBL_UPDATE = 0x32,
|
||
|
MCU_EXT_CMD_SET_RDD_CTRL = 0x3a,
|
||
|
MCU_EXT_CMD_PROTECT_CTRL = 0x3e,
|
||
|
MCU_EXT_CMD_MAC_INIT_CTRL = 0x46,
|
||
|
MCU_EXT_CMD_BCN_OFFLOAD = 0x49,
|
||
|
MCU_EXT_CMD_SET_RX_PATH = 0x4e,
|
||
|
MCU_EXT_CMD_SET_RDD_PATTERN = 0x7d,
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
PATCH_SEM_RELEASE = 0x0,
|
||
|
PATCH_SEM_GET = 0x1
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
PATCH_NOT_DL_SEM_FAIL = 0x0,
|
||
|
PATCH_IS_DL = 0x1,
|
||
|
PATCH_NOT_DL_SEM_SUCCESS = 0x2,
|
||
|
PATCH_REL_SEM_SUCCESS = 0x3
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
FW_STATE_INITIAL = 0,
|
||
|
FW_STATE_FW_DOWNLOAD = 1,
|
||
|
FW_STATE_NORMAL_OPERATION = 2,
|
||
|
FW_STATE_NORMAL_TRX = 3,
|
||
|
FW_STATE_CR4_RDY = 7
|
||
|
};
|
||
|
|
||
|
#define STA_TYPE_STA BIT(0)
|
||
|
#define STA_TYPE_AP BIT(1)
|
||
|
#define STA_TYPE_ADHOC BIT(2)
|
||
|
#define STA_TYPE_WDS BIT(4)
|
||
|
#define STA_TYPE_BC BIT(5)
|
||
|
|
||
|
#define NETWORK_INFRA BIT(16)
|
||
|
#define NETWORK_P2P BIT(17)
|
||
|
#define NETWORK_IBSS BIT(18)
|
||
|
#define NETWORK_WDS BIT(21)
|
||
|
|
||
|
#define CONNECTION_INFRA_STA (STA_TYPE_STA | NETWORK_INFRA)
|
||
|
#define CONNECTION_INFRA_AP (STA_TYPE_AP | NETWORK_INFRA)
|
||
|
#define CONNECTION_P2P_GC (STA_TYPE_STA | NETWORK_P2P)
|
||
|
#define CONNECTION_P2P_GO (STA_TYPE_AP | NETWORK_P2P)
|
||
|
#define CONNECTION_IBSS_ADHOC (STA_TYPE_ADHOC | NETWORK_IBSS)
|
||
|
#define CONNECTION_WDS (STA_TYPE_WDS | NETWORK_WDS)
|
||
|
#define CONNECTION_INFRA_BC (STA_TYPE_BC | NETWORK_INFRA)
|
||
|
|
||
|
#define CONN_STATE_DISCONNECT 0
|
||
|
#define CONN_STATE_CONNECT 1
|
||
|
#define CONN_STATE_PORT_SECURE 2
|
||
|
|
||
|
enum {
|
||
|
DEV_INFO_ACTIVE,
|
||
|
DEV_INFO_MAX_NUM
|
||
|
};
|
||
|
|
||
|
struct bss_info_omac {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 hw_bss_idx;
|
||
|
u8 omac_idx;
|
||
|
u8 band_idx;
|
||
|
u8 rsv0;
|
||
|
__le32 conn_type;
|
||
|
u32 rsv1;
|
||
|
} __packed;
|
||
|
|
||
|
struct bss_info_basic {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
__le32 network_type;
|
||
|
u8 active;
|
||
|
u8 rsv0;
|
||
|
__le16 bcn_interval;
|
||
|
u8 bssid[ETH_ALEN];
|
||
|
u8 wmm_idx;
|
||
|
u8 dtim_period;
|
||
|
u8 bmc_tx_wlan_idx;
|
||
|
u8 cipher; /* not used */
|
||
|
u8 phymode; /* not used */
|
||
|
u8 rsv1[5];
|
||
|
} __packed;
|
||
|
|
||
|
struct bss_info_rf_ch {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 pri_ch;
|
||
|
u8 central_ch0;
|
||
|
u8 central_ch1;
|
||
|
u8 bw;
|
||
|
} __packed;
|
||
|
|
||
|
struct bss_info_ext_bss {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
__le32 mbss_tsf_offset; /* in unit of us */
|
||
|
u8 rsv[8];
|
||
|
} __packed;
|
||
|
|
||
|
enum {
|
||
|
BSS_INFO_OMAC,
|
||
|
BSS_INFO_BASIC,
|
||
|
BSS_INFO_RF_CH, /* optional, for BT/LTE coex */
|
||
|
BSS_INFO_PM, /* sta only */
|
||
|
BSS_INFO_UAPSD, /* sta only */
|
||
|
BSS_INFO_ROAM_DETECTION, /* obsoleted */
|
||
|
BSS_INFO_LQ_RM, /* obsoleted */
|
||
|
BSS_INFO_EXT_BSS,
|
||
|
BSS_INFO_BMC_INFO, /* for bmc rate control in CR4 */
|
||
|
BSS_INFO_SYNC_MODE, /* obsoleted */
|
||
|
BSS_INFO_RA,
|
||
|
BSS_INFO_MAX_NUM
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
WTBL_RESET_AND_SET = 1,
|
||
|
WTBL_SET,
|
||
|
WTBL_QUERY,
|
||
|
WTBL_RESET_ALL
|
||
|
};
|
||
|
|
||
|
struct wtbl_req_hdr {
|
||
|
u8 wlan_idx;
|
||
|
u8 operation;
|
||
|
__le16 tlv_num;
|
||
|
u8 rsv[4];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_generic {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 peer_addr[ETH_ALEN];
|
||
|
u8 muar_idx;
|
||
|
u8 skip_tx;
|
||
|
u8 cf_ack;
|
||
|
u8 qos;
|
||
|
u8 mesh;
|
||
|
u8 adm;
|
||
|
__le16 partial_aid;
|
||
|
u8 baf_en;
|
||
|
u8 aad_om;
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_rx {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 rcid;
|
||
|
u8 rca1;
|
||
|
u8 rca2;
|
||
|
u8 rv;
|
||
|
u8 rsv[4];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_ht {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 ht;
|
||
|
u8 ldpc;
|
||
|
u8 af;
|
||
|
u8 mm;
|
||
|
u8 rsv[4];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_vht {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 ldpc;
|
||
|
u8 dyn_bw;
|
||
|
u8 vht;
|
||
|
u8 txop_ps;
|
||
|
u8 rsv[4];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_tx_ps {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 txps;
|
||
|
u8 rsv[3];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_hdr_trans {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 to_ds;
|
||
|
u8 from_ds;
|
||
|
u8 disable_rx_trans;
|
||
|
u8 rsv;
|
||
|
} __packed;
|
||
|
|
||
|
enum {
|
||
|
MT_BA_TYPE_INVALID,
|
||
|
MT_BA_TYPE_ORIGINATOR,
|
||
|
MT_BA_TYPE_RECIPIENT
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
RST_BA_MAC_TID_MATCH,
|
||
|
RST_BA_MAC_MATCH,
|
||
|
RST_BA_NO_MATCH
|
||
|
};
|
||
|
|
||
|
struct wtbl_ba {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
/* common */
|
||
|
u8 tid;
|
||
|
u8 ba_type;
|
||
|
u8 rsv0[2];
|
||
|
/* originator only */
|
||
|
__le16 sn;
|
||
|
u8 ba_en;
|
||
|
u8 ba_winsize_idx;
|
||
|
__le16 ba_winsize;
|
||
|
/* recipient only */
|
||
|
u8 peer_addr[ETH_ALEN];
|
||
|
u8 rst_ba_tid;
|
||
|
u8 rst_ba_sel;
|
||
|
u8 rst_ba_sb;
|
||
|
u8 band_idx;
|
||
|
u8 rsv1[4];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_bf {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 ibf;
|
||
|
u8 ebf;
|
||
|
u8 ibf_vht;
|
||
|
u8 ebf_vht;
|
||
|
u8 gid;
|
||
|
u8 pfmu_idx;
|
||
|
u8 rsv[2];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_smps {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 smps;
|
||
|
u8 rsv[3];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_pn {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 pn[6];
|
||
|
u8 rsv[2];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_spe {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 spe_idx;
|
||
|
u8 rsv[3];
|
||
|
} __packed;
|
||
|
|
||
|
struct wtbl_raw {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 wtbl_idx;
|
||
|
u8 dw;
|
||
|
u8 rsv[2];
|
||
|
__le32 msk;
|
||
|
__le32 val;
|
||
|
} __packed;
|
||
|
|
||
|
#define MT7615_WTBL_UPDATE_MAX_SIZE (sizeof(struct wtbl_req_hdr) + \
|
||
|
sizeof(struct wtbl_generic) + \
|
||
|
sizeof(struct wtbl_rx) + \
|
||
|
sizeof(struct wtbl_ht) + \
|
||
|
sizeof(struct wtbl_vht) + \
|
||
|
sizeof(struct wtbl_tx_ps) + \
|
||
|
sizeof(struct wtbl_hdr_trans) + \
|
||
|
sizeof(struct wtbl_ba) + \
|
||
|
sizeof(struct wtbl_bf) + \
|
||
|
sizeof(struct wtbl_smps) + \
|
||
|
sizeof(struct wtbl_pn) + \
|
||
|
sizeof(struct wtbl_spe))
|
||
|
|
||
|
enum {
|
||
|
WTBL_GENERIC,
|
||
|
WTBL_RX,
|
||
|
WTBL_HT,
|
||
|
WTBL_VHT,
|
||
|
WTBL_PEER_PS, /* not used */
|
||
|
WTBL_TX_PS,
|
||
|
WTBL_HDR_TRANS,
|
||
|
WTBL_SEC_KEY,
|
||
|
WTBL_BA,
|
||
|
WTBL_RDG, /* obsoleted */
|
||
|
WTBL_PROTECT, /* not used */
|
||
|
WTBL_CLEAR, /* not used */
|
||
|
WTBL_BF,
|
||
|
WTBL_SMPS,
|
||
|
WTBL_RAW_DATA, /* debug only */
|
||
|
WTBL_PN,
|
||
|
WTBL_SPE,
|
||
|
WTBL_MAX_NUM
|
||
|
};
|
||
|
|
||
|
struct sta_req_hdr {
|
||
|
u8 bss_idx;
|
||
|
u8 wlan_idx;
|
||
|
__le16 tlv_num;
|
||
|
u8 is_tlv_append;
|
||
|
u8 muar_idx;
|
||
|
u8 rsv[2];
|
||
|
} __packed;
|
||
|
|
||
|
struct sta_rec_basic {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
__le32 conn_type;
|
||
|
u8 conn_state;
|
||
|
u8 qos;
|
||
|
__le16 aid;
|
||
|
u8 peer_addr[ETH_ALEN];
|
||
|
#define EXTRA_INFO_VER BIT(0)
|
||
|
#define EXTRA_INFO_NEW BIT(1)
|
||
|
__le16 extra_info;
|
||
|
} __packed;
|
||
|
|
||
|
struct sta_rec_ht {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
__le16 ht_cap;
|
||
|
u16 rsv;
|
||
|
} __packed;
|
||
|
|
||
|
struct sta_rec_vht {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
__le32 vht_cap;
|
||
|
__le16 vht_rx_mcs_map;
|
||
|
__le16 vht_tx_mcs_map;
|
||
|
} __packed;
|
||
|
|
||
|
struct sta_rec_ba {
|
||
|
__le16 tag;
|
||
|
__le16 len;
|
||
|
u8 tid;
|
||
|
u8 ba_type;
|
||
|
u8 amsdu;
|
||
|
u8 ba_en;
|
||
|
__le16 ssn;
|
||
|
__le16 winsize;
|
||
|
} __packed;
|
||
|
|
||
|
#define MT7615_STA_REC_UPDATE_MAX_SIZE (sizeof(struct sta_rec_basic) + \
|
||
|
sizeof(struct sta_rec_ht) + \
|
||
|
sizeof(struct sta_rec_vht))
|
||
|
|
||
|
enum {
|
||
|
STA_REC_BASIC,
|
||
|
STA_REC_RA,
|
||
|
STA_REC_RA_CMM_INFO,
|
||
|
STA_REC_RA_UPDATE,
|
||
|
STA_REC_BF,
|
||
|
STA_REC_AMSDU, /* for CR4 */
|
||
|
STA_REC_BA,
|
||
|
STA_REC_RED, /* not used */
|
||
|
STA_REC_TX_PROC, /* for hdr trans and CSO in CR4 */
|
||
|
STA_REC_HT,
|
||
|
STA_REC_VHT,
|
||
|
STA_REC_APPS,
|
||
|
STA_REC_MAX_NUM
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
CMD_CBW_20MHZ,
|
||
|
CMD_CBW_40MHZ,
|
||
|
CMD_CBW_80MHZ,
|
||
|
CMD_CBW_160MHZ,
|
||
|
CMD_CBW_10MHZ,
|
||
|
CMD_CBW_5MHZ,
|
||
|
CMD_CBW_8080MHZ
|
||
|
};
|
||
|
|
||
|
enum {
|
||
|
CH_SWITCH_NORMAL = 0,
|
||
|
CH_SWITCH_SCAN = 3,
|
||
|
CH_SWITCH_MCC = 4,
|
||
|
CH_SWITCH_DFS = 5,
|
||
|
CH_SWITCH_BACKGROUND_SCAN_START = 6,
|
||
|
CH_SWITCH_BACKGROUND_SCAN_RUNNING = 7,
|
||
|
CH_SWITCH_BACKGROUND_SCAN_STOP = 8,
|
||
|
CH_SWITCH_SCAN_BYPASS_DPD = 9
|
||
|
};
|
||
|
|
||
|
static inline struct sk_buff *
|
||
|
mt7615_mcu_msg_alloc(const void *data, int len)
|
||
|
{
|
||
|
return mt76_mcu_msg_alloc(data, sizeof(struct mt7615_mcu_txd),
|
||
|
len, 0);
|
||
|
}
|
||
|
|
||
|
#endif
|