210 lines
4.2 KiB
ArmAsm
210 lines
4.2 KiB
ArmAsm
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
|
/*
|
||
|
|
* linux/arch/unicore32/mm/cache-ucv2.S
|
||
|
|
*
|
||
|
|
* Code specific to PKUnity SoC and UniCore ISA
|
||
|
|
*
|
||
|
|
* Copyright (C) 2001-2010 GUAN Xue-tao
|
||
|
|
*
|
||
|
|
* This is the "shell" of the UniCore-v2 processor support.
|
||
|
|
*/
|
||
|
|
#include <linux/linkage.h>
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <asm/assembler.h>
|
||
|
|
#include <asm/page.h>
|
||
|
|
|
||
|
|
#include "proc-macros.S"
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __cpuc_flush_icache_all()
|
||
|
|
* __cpuc_flush_kern_all()
|
||
|
|
* __cpuc_flush_user_all()
|
||
|
|
*
|
||
|
|
* Flush the entire cache.
|
||
|
|
*/
|
||
|
|
ENTRY(__cpuc_flush_icache_all)
|
||
|
|
/*FALLTHROUGH*/
|
||
|
|
ENTRY(__cpuc_flush_kern_all)
|
||
|
|
/*FALLTHROUGH*/
|
||
|
|
ENTRY(__cpuc_flush_user_all)
|
||
|
|
mov r0, #0
|
||
|
|
movc p0.c5, r0, #14 @ Dcache flush all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
mov r0, #0
|
||
|
|
movc p0.c5, r0, #20 @ Icache invalidate all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
mov pc, lr
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __cpuc_flush_user_range(start, end, flags)
|
||
|
|
*
|
||
|
|
* Flush a range of TLB entries in the specified address space.
|
||
|
|
*
|
||
|
|
* - start - start address (may not be aligned)
|
||
|
|
* - end - end address (exclusive, may not be aligned)
|
||
|
|
* - flags - vm_area_struct flags describing address space
|
||
|
|
*/
|
||
|
|
ENTRY(__cpuc_flush_user_range)
|
||
|
|
cxor.a r2, #0
|
||
|
|
beq __cpuc_dma_flush_range
|
||
|
|
|
||
|
|
#ifndef CONFIG_CPU_DCACHE_LINE_DISABLE
|
||
|
|
andn r0, r0, #CACHE_LINESIZE - 1 @ Safety check
|
||
|
|
sub r1, r1, r0
|
||
|
|
csub.a r1, #MAX_AREA_SIZE
|
||
|
|
bsg 2f
|
||
|
|
|
||
|
|
andn r1, r1, #CACHE_LINESIZE - 1
|
||
|
|
add r1, r1, #CACHE_LINESIZE
|
||
|
|
|
||
|
|
101: dcacheline_flush r0, r11, r12
|
||
|
|
|
||
|
|
add r0, r0, #CACHE_LINESIZE
|
||
|
|
sub.a r1, r1, #CACHE_LINESIZE
|
||
|
|
bns 101b
|
||
|
|
b 3f
|
||
|
|
#endif
|
||
|
|
2: mov ip, #0
|
||
|
|
movc p0.c5, ip, #14 @ Dcache flush all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
3: mov ip, #0
|
||
|
|
movc p0.c5, ip, #20 @ Icache invalidate all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
mov pc, lr
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __cpuc_coherent_kern_range(start,end)
|
||
|
|
* __cpuc_coherent_user_range(start,end)
|
||
|
|
*
|
||
|
|
* Ensure that the I and D caches are coherent within specified
|
||
|
|
* region. This is typically used when code has been written to
|
||
|
|
* a memory region, and will be executed.
|
||
|
|
*
|
||
|
|
* - start - virtual start address of region
|
||
|
|
* - end - virtual end address of region
|
||
|
|
*/
|
||
|
|
ENTRY(__cpuc_coherent_kern_range)
|
||
|
|
/* FALLTHROUGH */
|
||
|
|
ENTRY(__cpuc_coherent_user_range)
|
||
|
|
#ifndef CONFIG_CPU_DCACHE_LINE_DISABLE
|
||
|
|
andn r0, r0, #CACHE_LINESIZE - 1 @ Safety check
|
||
|
|
sub r1, r1, r0
|
||
|
|
csub.a r1, #MAX_AREA_SIZE
|
||
|
|
bsg 2f
|
||
|
|
|
||
|
|
andn r1, r1, #CACHE_LINESIZE - 1
|
||
|
|
add r1, r1, #CACHE_LINESIZE
|
||
|
|
|
||
|
|
@ r0 va2pa r10
|
||
|
|
mov r9, #PAGE_SZ
|
||
|
|
sub r9, r9, #1 @ PAGE_MASK
|
||
|
|
101: va2pa r0, r10, r11, r12, r13, 2f @ r10 is PA
|
||
|
|
b 103f
|
||
|
|
102: cand.a r0, r9
|
||
|
|
beq 101b
|
||
|
|
|
||
|
|
103: movc p0.c5, r10, #11 @ Dcache clean line of R10
|
||
|
|
nop8
|
||
|
|
|
||
|
|
add r0, r0, #CACHE_LINESIZE
|
||
|
|
add r10, r10, #CACHE_LINESIZE
|
||
|
|
sub.a r1, r1, #CACHE_LINESIZE
|
||
|
|
bns 102b
|
||
|
|
b 3f
|
||
|
|
#endif
|
||
|
|
2: mov ip, #0
|
||
|
|
movc p0.c5, ip, #10 @ Dcache clean all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
3: mov ip, #0
|
||
|
|
movc p0.c5, ip, #20 @ Icache invalidate all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
mov pc, lr
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __cpuc_flush_kern_dcache_area(void *addr, size_t size)
|
||
|
|
*
|
||
|
|
* - addr - kernel address
|
||
|
|
* - size - region size
|
||
|
|
*/
|
||
|
|
ENTRY(__cpuc_flush_kern_dcache_area)
|
||
|
|
mov ip, #0
|
||
|
|
movc p0.c5, ip, #14 @ Dcache flush all
|
||
|
|
nop8
|
||
|
|
mov pc, lr
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __cpuc_dma_clean_range(start,end)
|
||
|
|
* - start - virtual start address of region
|
||
|
|
* - end - virtual end address of region
|
||
|
|
*/
|
||
|
|
ENTRY(__cpuc_dma_clean_range)
|
||
|
|
#ifndef CONFIG_CPU_DCACHE_LINE_DISABLE
|
||
|
|
andn r0, r0, #CACHE_LINESIZE - 1
|
||
|
|
sub r1, r1, r0
|
||
|
|
andn r1, r1, #CACHE_LINESIZE - 1
|
||
|
|
add r1, r1, #CACHE_LINESIZE
|
||
|
|
|
||
|
|
csub.a r1, #MAX_AREA_SIZE
|
||
|
|
bsg 2f
|
||
|
|
|
||
|
|
@ r0 va2pa r10
|
||
|
|
mov r9, #PAGE_SZ
|
||
|
|
sub r9, r9, #1 @ PAGE_MASK
|
||
|
|
101: va2pa r0, r10, r11, r12, r13, 2f @ r10 is PA
|
||
|
|
b 1f
|
||
|
|
102: cand.a r0, r9
|
||
|
|
beq 101b
|
||
|
|
|
||
|
|
1: movc p0.c5, r10, #11 @ Dcache clean line of R10
|
||
|
|
nop8
|
||
|
|
add r0, r0, #CACHE_LINESIZE
|
||
|
|
add r10, r10, #CACHE_LINESIZE
|
||
|
|
sub.a r1, r1, #CACHE_LINESIZE
|
||
|
|
bns 102b
|
||
|
|
mov pc, lr
|
||
|
|
#endif
|
||
|
|
2: mov ip, #0
|
||
|
|
movc p0.c5, ip, #10 @ Dcache clean all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
mov pc, lr
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __cpuc_dma_inv_range(start,end)
|
||
|
|
* __cpuc_dma_flush_range(start,end)
|
||
|
|
* - start - virtual start address of region
|
||
|
|
* - end - virtual end address of region
|
||
|
|
*/
|
||
|
|
__cpuc_dma_inv_range:
|
||
|
|
/* FALLTHROUGH */
|
||
|
|
ENTRY(__cpuc_dma_flush_range)
|
||
|
|
#ifndef CONFIG_CPU_DCACHE_LINE_DISABLE
|
||
|
|
andn r0, r0, #CACHE_LINESIZE - 1
|
||
|
|
sub r1, r1, r0
|
||
|
|
andn r1, r1, #CACHE_LINESIZE - 1
|
||
|
|
add r1, r1, #CACHE_LINESIZE
|
||
|
|
|
||
|
|
csub.a r1, #MAX_AREA_SIZE
|
||
|
|
bsg 2f
|
||
|
|
|
||
|
|
@ r0 va2pa r10
|
||
|
|
101: dcacheline_flush r0, r11, r12
|
||
|
|
|
||
|
|
add r0, r0, #CACHE_LINESIZE
|
||
|
|
sub.a r1, r1, #CACHE_LINESIZE
|
||
|
|
bns 101b
|
||
|
|
mov pc, lr
|
||
|
|
#endif
|
||
|
|
2: mov ip, #0
|
||
|
|
movc p0.c5, ip, #14 @ Dcache flush all
|
||
|
|
nop8
|
||
|
|
|
||
|
|
mov pc, lr
|
||
|
|
|