04a44d3671
When the Zynq Boot ROM code loads the payload from QSPI it uses the LQSPI feature of the QSPI device, however it does not clean up its configuration before handing over to the payload which leaves the device confgured to by-pass the standard non-linear operating mode. This ensures the Linear QSPI mode is disabled before re-enabling the device. Signed-off-by: Nathan Rossi <nathan@nathanrossi.com> Cc: Jagan Teki <jteki@openedev.com> Cc: Siva Durga Prasad Paladugu <sivadur@xilinx.com> Cc: Simon Glass <sjg@chromium.org> Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| altera_spi.c | ||
| armada100_spi.c | ||
| atmel_dataflash_spi.c | ||
| atmel_spi.c | ||
| atmel_spi.h | ||
| bfin_spi.c | ||
| bfin_spi6xx.c | ||
| cadence_qspi.c | ||
| cadence_qspi.h | ||
| cadence_qspi_apb.c | ||
| cf_qspi.c | ||
| cf_spi.c | ||
| davinci_spi.c | ||
| designware_spi.c | ||
| ep93xx_spi.c | ||
| exynos_spi.c | ||
| fsl_dspi.c | ||
| fsl_espi.c | ||
| fsl_qspi.c | ||
| fsl_qspi.h | ||
| ich.c | ||
| ich.h | ||
| kirkwood_spi.c | ||
| lpc32xx_ssp.c | ||
| mpc8xxx_spi.c | ||
| mpc52xx_spi.c | ||
| mxc_spi.c | ||
| mxs_spi.c | ||
| omap3_spi.c | ||
| omap3_spi.h | ||
| rk_spi.c | ||
| rk_spi.h | ||
| sandbox_spi.c | ||
| sh_qspi.c | ||
| sh_spi.c | ||
| sh_spi.h | ||
| soft_spi.c | ||
| soft_spi_legacy.c | ||
| spi-emul-uclass.c | ||
| spi-uclass.c | ||
| spi.c | ||
| tegra20_sflash.c | ||
| tegra20_slink.c | ||
| tegra114_spi.c | ||
| tegra210_qspi.c | ||
| tegra_spi.h | ||
| ti_qspi.c | ||
| xilinx_spi.c | ||
| zynq_qspi.c | ||
| zynq_spi.c | ||