Now we have enabled PCIe root port on Quark SoC, add its PIRQ routing information in the device tree as well. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org> |
||
---|---|---|
.. | ||
include | ||
microcode | ||
.gitignore | ||
Makefile | ||
bayleybay.dts | ||
chromebook_link.dts | ||
chromebox_panther.dts | ||
crownbay.dts | ||
efi.dts | ||
galileo.dts | ||
minnowmax.dts | ||
qemu-x86_i440fx.dts | ||
qemu-x86_q35.dts | ||
rtc.dtsi | ||
serial.dtsi | ||
skeleton.dtsi |