6a3e4274e4
The PLL for the DRAM interface must be initialized in SPL, but the others can be delayed until U-Boot proper. Move them from SPL to U-Boot proper to save the precious SPL memory footprint. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> |
||
|---|---|---|
| .. | ||
| Makefile | ||
| clk-ld4.c | ||
| clk-ld11.c | ||
| clk-ld20.c | ||
| clk-pro4.c | ||
| clk-pro5.c | ||
| clk-pxs2.c | ||
| dpll-tail.c | ||
| pll-ld4.c | ||
| pll-pro4.c | ||
| pll-sld3.c | ||
| pll.h | ||