V3s_Allwinner
/
uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity
28,938 Commits 2 Branches 2 Tags 115 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Prabhakar Kushwaha 6b50f62cc4 board/b4860qds:Slow MDC clock to comply IEEE specs in PBI config 
The MDC generate by default value of MDIO_CLK_DIV is too high i.e. higher
than 2.5 MHZ.  It violates the IEEE specs.

So Slow MDC clock to comply IEEE specs

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
 2014-04-22 17:58:47 -07:00
Shaohui Xie 83d925668f powerpc/B4860: enable PBL tool for B4860 
Use a default RCW of protocol 0x2A_0x98, and a PBI configure file which
uses CPC1 as 512KB SRAM, then PBL tool can be used on B4860 to build a
pbl boot image.

Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
 2013-10-16 16:13:12 -07:00