V3s_Allwinner
/
uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

Enable 2nd CPU and I2C.

This commit is contained in:
Jon Loeliger 2006-05-19 12:33:09 -05:00
parent bf690dcb51
commit f35ec68fb0
1 changed files with 26 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
board/mpc8641hpcn/oftree.dts
View File

@ -18,7 +18,7 @@
linux,phandle = <100>; linux,phandle = <100>;
cpus { cpus {
#cpus = <1>; #cpus = <2>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
linux,phandle = <200>; linux,phandle = <200>;
@ -31,18 +31,31 @@
d-cache-size = <8000>; // L1, 32K d-cache-size = <8000>; // L1, 32K
i-cache-size = <8000>; // L1, 32K i-cache-size = <8000>; // L1, 32K
timebase-frequency = <0>; // 33 MHz, from uboot timebase-frequency = <0>; // 33 MHz, from uboot
bus-frequency = <0>; // 166 MHz bus-frequency = <0>; // From uboot
clock-frequency = <0>; // 825 MHz, from uboot clock-frequency = <0>; // From uboot
32-bit; 32-bit;
linux,phandle = <201>; linux,phandle = <201>;
linux,boot-cpu; linux,boot-cpu;
}; };
PowerPC,8641@1 {
device_type = "cpu";
reg = <1>;
d-cache-line-size = <20>; // 32 bytes
i-cache-line-size = <20>; // 32 bytes
d-cache-size = <8000>; // L1, 32K
i-cache-size = <8000>; // L1, 32K
timebase-frequency = <0>; // 33 MHz, from uboot
bus-frequency = <0>; // From uboot
clock-frequency = <0>; // From uboot
32-bit;
linux,phandle = <202>;
};
}; };
memory { memory {
device_type = "memory"; device_type = "memory";
linux,phandle = <300>; linux,phandle = <300>;
reg = <00000000 10000000>; // 256M at 0x0 reg = <00000000 40000000>; // 1G at 0x0, replaced by uboot
}; };
soc8641@f8000000 { soc8641@f8000000 {
@ -63,6 +76,15 @@
dfsrr; dfsrr;
}; };
i2c@3100 {
device_type = "i2c";
compatible = "fsl-i2c";
reg = <3100 100>;
interrupts = <2b 0>;
interrupt-parent = <40000>;
dfsrr;
};
mdio@24520 { mdio@24520 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;