MX3: qong: use new pmic driver
Switch to new pmic generic driver. Signed-off-by: Stefano Babic <sbabic@denx.de>
This commit is contained in:
parent
4380075e41
commit
f33bd087c6
|
@ -28,6 +28,7 @@
|
||||||
#include <asm/arch/sys_proto.h>
|
#include <asm/arch/sys_proto.h>
|
||||||
#include <asm/io.h>
|
#include <asm/io.h>
|
||||||
#include <nand.h>
|
#include <nand.h>
|
||||||
|
#include <pmic.h>
|
||||||
#include <fsl_pmic.h>
|
#include <fsl_pmic.h>
|
||||||
#include <asm/gpio.h>
|
#include <asm/gpio.h>
|
||||||
#include "qong_fpga.h"
|
#include "qong_fpga.h"
|
||||||
|
@ -176,11 +177,15 @@ int board_init (void)
|
||||||
int board_late_init(void)
|
int board_late_init(void)
|
||||||
{
|
{
|
||||||
u32 val;
|
u32 val;
|
||||||
|
struct pmic *p;
|
||||||
|
|
||||||
|
pmic_init();
|
||||||
|
p = get_pmic();
|
||||||
|
|
||||||
/* Enable RTC battery */
|
/* Enable RTC battery */
|
||||||
val = pmic_reg_read(REG_POWER_CTL0);
|
pmic_reg_read(p, REG_POWER_CTL0, &val);
|
||||||
pmic_reg_write(REG_POWER_CTL0, val | COINCHEN);
|
pmic_reg_write(p, REG_POWER_CTL0, val | COINCHEN);
|
||||||
pmic_reg_write(REG_INT_STATUS1, RTCRSTI);
|
pmic_reg_write(p, REG_INT_STATUS1, RTCRSTI);
|
||||||
|
|
||||||
#ifdef CONFIG_HW_WATCHDOG
|
#ifdef CONFIG_HW_WATCHDOG
|
||||||
mxc_hw_watchdog_enable();
|
mxc_hw_watchdog_enable();
|
||||||
|
|
|
@ -60,11 +60,14 @@
|
||||||
#define CONFIG_DEFAULT_SPI_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
#define CONFIG_DEFAULT_SPI_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
||||||
#define CONFIG_RTC_MC13783
|
#define CONFIG_RTC_MC13783
|
||||||
|
|
||||||
#define CONFIG_FSL_PMIC
|
#define CONFIG_PMIC
|
||||||
|
#define CONFIG_PMIC_SPI
|
||||||
|
#define CONFIG_PMIC_FSL
|
||||||
#define CONFIG_FSL_PMIC_BUS 1
|
#define CONFIG_FSL_PMIC_BUS 1
|
||||||
#define CONFIG_FSL_PMIC_CS 0
|
#define CONFIG_FSL_PMIC_CS 0
|
||||||
#define CONFIG_FSL_PMIC_CLK 100000
|
#define CONFIG_FSL_PMIC_CLK 100000
|
||||||
#define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
#define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
||||||
|
#define CONFIG_FSL_PMIC_BITLEN 32
|
||||||
|
|
||||||
/* FPGA */
|
/* FPGA */
|
||||||
#define CONFIG_FPGA
|
#define CONFIG_FPGA
|
||||||
|
|
Loading…
Reference in New Issue