Fix style issues primarily in 85xx and 83xx boards.
- C++ comments
- Trailing white space
- Indentation not by TAB
- Excessive amount of empty lines
- Trailing empty lines
This commit is contained in:
Jon Loeliger
parent
b0e3294923
commit
de1d0a6995
|
|
@ -1,6 +1,14 @@
|
|||
======================================================================
|
||||
Changes for U-Boot 1.1.3:
|
||||
======================================================================
|
||||
* Patch by Jon Loeliger
|
||||
Fix style issues primarily in 85xx and 83xx boards.
|
||||
- C++ comments
|
||||
- Trailing white space
|
||||
- Indentation not by TAB
|
||||
- Excessive amount of empty lines
|
||||
- Trailing empty lines
|
||||
|
||||
* Patch by Ron Alder, 11 July 2005
|
||||
Add Xianghua Xiao and Lunsheng Wang's support for the
|
||||
GDA MPC8540 EVAL board.
|
||||
|
|
|
|||
|
|
@ -53,7 +53,6 @@ int board_early_init_f (void)
|
|||
|
||||
#define ns2clk(ns) (ns / (1000000000 / CONFIG_8349_CLKIN) + 1)
|
||||
|
||||
|
||||
long int initdram (int board_type)
|
||||
{
|
||||
volatile immap_t *im = (immap_t *)CFG_IMMRBAR;
|
||||
|
|
@ -148,7 +147,7 @@ int checkboard (void)
|
|||
return 0;
|
||||
}
|
||||
|
||||
#if defined(CONFIG_PCI) //copy from mpc85xx
|
||||
#if defined(CONFIG_PCI)
|
||||
/*
|
||||
* Initialize PCI Devices, report devices found
|
||||
*/
|
||||
|
|
@ -190,7 +189,7 @@ pci_init_board(void)
|
|||
}
|
||||
|
||||
/*
|
||||
if MPC8349ADS is soldered with SDRAM
|
||||
* if MPC8349ADS is soldered with SDRAM
|
||||
*/
|
||||
#if defined(CFG_BR2_PRELIM) \
|
||||
&& defined(CFG_OR2_PRELIM) \
|
||||
|
|
@ -207,7 +206,6 @@ sdram_init(void)
|
|||
volatile lbus8349_t *lbc= &immap->lbus;
|
||||
uint *sdram_addr = (uint *)CFG_LBC_SDRAM_BASE;
|
||||
|
||||
|
||||
puts("\n SDRAM on Local Bus: ");
|
||||
print_size (CFG_LBC_SDRAM_SIZE * 1024 * 1024, "\n");
|
||||
|
||||
|
|
@ -258,7 +256,8 @@ sdram_init(void)
|
|||
*sdram_addr = 0xff;
|
||||
udelay(100);
|
||||
|
||||
lbc->lsdmr = CFG_LBC_LSDMR_4; /*0x58636733;mode register write operation*/
|
||||
/* 0x58636733;mode register write operation */
|
||||
lbc->lsdmr = CFG_LBC_LSDMR_4;
|
||||
asm("sync");
|
||||
*sdram_addr = 0xff;
|
||||
udelay(100);
|
||||
|
|
@ -275,4 +274,3 @@ sdram_init(void)
|
|||
put("SDRAM on Local Bus is NOT available!\n");
|
||||
}
|
||||
#endif
|
||||
|
||||
|
|
|
|||
|
|
@ -23,34 +23,15 @@
|
|||
* MA 02111-1307 USA
|
||||
*/
|
||||
|
||||
|
||||
extern long int spd_sdram (void);
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/processor.h>
|
||||
#include <asm/immap_85xx.h>
|
||||
#include <spd.h>
|
||||
|
||||
|
||||
extern long int spd_sdram (void);
|
||||
|
||||
long int fixed_sdram (void);
|
||||
|
||||
/* MPC8540ADS Board Status & Control Registers */
|
||||
#if 0
|
||||
typedef struct bscr_ {
|
||||
unsigned long bcsr0;
|
||||
unsigned long bcsr1;
|
||||
unsigned long bcsr2;
|
||||
unsigned long bcsr3;
|
||||
unsigned long bcsr4;
|
||||
unsigned long bcsr5;
|
||||
unsigned long bcsr6;
|
||||
unsigned long bcsr7;
|
||||
} bcsr_t;
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
int board_pre_init (void)
|
||||
{
|
||||
#if defined(CONFIG_PCI)
|
||||
|
|
@ -74,7 +55,8 @@ int checkboard (void)
|
|||
printf ("\tDDR: %lu MHz\n", sysinfo.freqSystemBus / 2000000);
|
||||
if((CFG_LBC_LCRR & 0x0f) == 2 || (CFG_LBC_LCRR & 0x0f) == 4 \
|
||||
|| (CFG_LBC_LCRR & 0x0f) == 8) {
|
||||
printf ("\tLBC: %lu MHz\n", sysinfo.freqSystemBus / 1000000 /(CFG_LBC_LCRR & 0x0f));
|
||||
printf ("\tLBC: %lu MHz\n",
|
||||
sysinfo.freqSystemBus / 1000000/(CFG_LBC_LCRR & 0x0f));
|
||||
} else {
|
||||
printf("\tLBC: unknown\n");
|
||||
}
|
||||
|
|
@ -199,7 +181,6 @@ long int initdram (int board_type)
|
|||
return dram_size;
|
||||
}
|
||||
|
||||
|
||||
#if defined(CFG_DRAM_TEST)
|
||||
int testdram (void)
|
||||
{
|
||||
|
|
@ -234,7 +215,6 @@ int testdram (void)
|
|||
}
|
||||
#endif
|
||||
|
||||
|
||||
#if !defined(CONFIG_SPD_EEPROM)
|
||||
/*************************************************************************
|
||||
* fixed sdram init -- doesn't use serial presence detect.
|
||||
|
|
|
|||
|
|
@ -457,7 +457,6 @@ int do_usb (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
|
|||
/* try to recognize storage devices immediately */
|
||||
if (i >= 0)
|
||||
usb_stor_curr_dev = usb_stor_scan(1);
|
||||
|
||||
#endif
|
||||
return 0;
|
||||
}
|
||||
|
|
|
|||
|
|
@ -523,7 +523,6 @@ int usb_get_string(struct usb_device *dev, unsigned short langid, unsigned char
|
|||
if (result > 0)
|
||||
break;
|
||||
}
|
||||
|
||||
return result;
|
||||
}
|
||||
|
||||
|
|
@ -724,7 +723,6 @@ int usb_new_device(struct usb_device *dev)
|
|||
|
||||
/* find the port number we're at */
|
||||
if (parent) {
|
||||
|
||||
for (j = 0; j < parent->maxchild; j++) {
|
||||
if (parent->children[j] == dev) {
|
||||
port = j;
|
||||
|
|
@ -958,7 +956,6 @@ static int hub_port_reset(struct usb_device *dev, int port,
|
|||
return -1;
|
||||
|
||||
if (portstatus & USB_PORT_STAT_ENABLE) {
|
||||
|
||||
break;
|
||||
}
|
||||
|
||||
|
|
|
|||
|
|
@ -53,7 +53,6 @@
|
|||
#define OHCI_USE_NPS /* force NoPowerSwitching mode */
|
||||
#undef OHCI_VERBOSE_DEBUG /* not always helpful */
|
||||
|
||||
|
||||
/* For initializing controller (mask in an HCFS mode too) */
|
||||
#define OHCI_CONTROL_INIT \
|
||||
(OHCI_CTRL_CBSR & 0x3) | OHCI_CTRL_IE | OHCI_CTRL_PLE
|
||||
|
|
@ -1221,7 +1220,6 @@ pkt_print(dev, pipe, buffer, transfer_len, cmd, "SUB(rh)", usb_pipein(pipe));
|
|||
}
|
||||
|
||||
|
||||
|
||||
/*-------------------------------------------------------------------------*/
|
||||
|
||||
/* common code for handling submit messages - used for all but root hub */
|
||||
|
|
|
|||
|
|
@ -161,4 +161,3 @@ int cpu_init_r (void)
|
|||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
|
|||
|
|
@ -89,7 +89,7 @@ pci_mpc83xx_init(volatile struct pci_controller *hose)
|
|||
pci_pot[1].potar = (CFG_PCI1_IO_BASE >> 12) & POTAR_TA_MASK;
|
||||
pci_pot[1].pobar = (CFG_PCI1_IO_PHYS >> 12) & POBAR_BA_MASK;
|
||||
pci_pot[1].pocmr = POCMR_EN | POCMR_IO | (POCMR_CM_16M & POCMR_CM_MASK);
|
||||
//#if defined(CONFIG_PCI_2)
|
||||
|
||||
pci_pot[3].potar = (CFG_PCI2_MEM_BASE >> 12) & POTAR_TA_MASK;
|
||||
pci_pot[3].pobar = (CFG_PCI2_MEM_PHYS >> 12) & POBAR_BA_MASK;
|
||||
pci_pot[3].pocmr = POCMR_EN | POCMR_DST | (POCMR_CM_512M & POCMR_CM_MASK);
|
||||
|
|
@ -98,7 +98,6 @@ pci_mpc83xx_init(volatile struct pci_controller *hose)
|
|||
pci_pot[4].potar = (CFG_PCI2_IO_BASE >> 12) & POTAR_TA_MASK;
|
||||
pci_pot[4].pobar = (CFG_PCI2_IO_PHYS >> 12) & POBAR_BA_MASK;
|
||||
pci_pot[4].pocmr = POCMR_EN | POCMR_DST | POCMR_IO | (POCMR_CM_16M & POCMR_CM_MASK);
|
||||
//#endif
|
||||
|
||||
/*
|
||||
* Configure PCI Inbound Translation Windows
|
||||
|
|
@ -131,13 +130,13 @@ pci_mpc83xx_init(volatile struct pci_controller *hose)
|
|||
val8 = 0x34;
|
||||
ret = i2c_write(0x26,0x7,1,&val8,1);
|
||||
#if defined(PCI_64BIT)
|
||||
val8 = 0xf4; // PMC2<->PCI1 64bit
|
||||
val8 = 0xf4; /* PMC2<->PCI1 64bit */
|
||||
#elif defined(PCI_ALL_PCI1)
|
||||
val8 = 0xf3; // PMC1<->PCI1,PMC2<->PCI1,PMC3<->PCI1 32bit
|
||||
val8 = 0xf3; /* PMC1<->PCI1,PMC2<->PCI1,PMC3<->PCI1 32bit */
|
||||
#elif defined(PCI_ONE_PCI1)
|
||||
val8 = 0xf9; // PMC1<->PCI1,PMC2<->PCI2,PMC3<->PCI2 32bit
|
||||
val8 = 0xf9; /* PMC1<->PCI1,PMC2<->PCI2,PMC3<->PCI2 32bit */
|
||||
#elif defined(PCI_TWO_PCI1)
|
||||
val8 = 0xf5; // PMC1<->PCI1,PMC2<->PCI1,PMC3<->PCI2 32bit
|
||||
val8 = 0xf5; /* PMC1<->PCI1,PMC2<->PCI1,PMC3<->PCI2 32bit */
|
||||
#else
|
||||
val8 = 0xf5;
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -36,20 +36,16 @@
|
|||
|
||||
#ifdef CONFIG_SPD_EEPROM
|
||||
|
||||
|
||||
#if defined(CONFIG_DDR_ECC)
|
||||
extern void dma_init(void);
|
||||
extern uint dma_check(void);
|
||||
extern int dma_xfer(void *dest, uint count, void *src);
|
||||
#endif
|
||||
|
||||
|
||||
#ifndef CFG_READ_SPD
|
||||
#define CFG_READ_SPD i2c_read
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* Convert picoseconds into clock cycles (rounding up if needed).
|
||||
*/
|
||||
|
|
@ -67,14 +63,12 @@ picos_to_clk(int picos)
|
|||
return clks;
|
||||
}
|
||||
|
||||
|
||||
unsigned int
|
||||
banksize(unsigned char row_dens)
|
||||
{
|
||||
return ((row_dens >> 2) | ((row_dens & 3) << 6)) << 24;
|
||||
}
|
||||
|
||||
|
||||
long int spd_sdram(int(read_spd)(uint addr))
|
||||
{
|
||||
volatile immap_t *immap = (immap_t *)CFG_IMMRBAR;
|
||||
|
|
@ -298,9 +292,12 @@ long int spd_sdram(int(read_spd)(uint addr))
|
|||
|
||||
udelay(500);
|
||||
|
||||
|
||||
ddr->sdram_clk_cntl = 0x82000000;/*SS_EN=1, CLK_ADJST = 2-MCK/MCK_B, is lauched 1/2 of one SDRAM clock cycle after address/command*/
|
||||
|
||||
/*
|
||||
* SS_EN=1,
|
||||
* CLK_ADJST = 2-MCK/MCK_B, is lauched 1/2 of one SDRAM
|
||||
* clock cycle after address/command
|
||||
*/
|
||||
ddr->sdram_clk_cntl = 0x82000000;
|
||||
|
||||
/*
|
||||
* Figure out the settings for the sdram_cfg register. Build up
|
||||
|
|
@ -339,7 +336,6 @@ long int spd_sdram(int(read_spd)(uint addr))
|
|||
#endif
|
||||
|
||||
ddr->sdram_cfg = tmp;
|
||||
|
||||
asm("sync;isync");
|
||||
udelay(500);
|
||||
|
||||
|
|
@ -347,7 +343,6 @@ long int spd_sdram(int(read_spd)(uint addr))
|
|||
|
||||
return memsize;/*in MBytes*/
|
||||
}
|
||||
|
||||
#endif /* CONFIG_SPD_EEPROM */
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -133,7 +133,6 @@ int get_clocks (void)
|
|||
/* though RCWH_PCIHOST is defined in CFG_HRCW_HIGH the im->reset.rcwhr PCI Host Mode is disabled */
|
||||
/* FIXME: findout if there is a way to issue some warning */
|
||||
return -2;
|
||||
|
||||
}
|
||||
if (im->clk.spmr & SPMR_CKID) {
|
||||
pci_sync_in = CONFIG_83XX_CLKIN / 2; /* PCI Clock is half CONFIG_83XX_CLKIN */
|
||||
|
|
@ -157,7 +156,6 @@ int get_clocks (void)
|
|||
#endif /* (CFG_HRCW_HIGH | RCWH_PCIHOST) */
|
||||
|
||||
/* we have up to date pci_sync_in */
|
||||
|
||||
spmf = ((im->reset.rcwl & RCWL_SPMF) >> RCWL_SPMF_SHIFT);
|
||||
clkin_div = ((im->clk.spmr & SPMR_CKID) >> SPMR_CKID_SHIFT);
|
||||
|
||||
|
|
@ -419,6 +417,5 @@ int print_clock_conf (void)
|
|||
}
|
||||
putc ('\n');
|
||||
#endif
|
||||
return (0);
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
|
|||
|
|
@ -101,7 +101,6 @@ version_string:
|
|||
_HRCW_TABLE_ENTRY(CFG_HRCW_HIGH)
|
||||
|
||||
|
||||
|
||||
#ifndef CONFIG_DEFAULT_IMMR
|
||||
#error CONFIG_DEFAULT_IMMR must be defined
|
||||
#endif /* CFG_DEFAULT_IMMR */
|
||||
|
|
@ -665,8 +664,6 @@ relocate_code:
|
|||
stwu r0,-4(r7)
|
||||
bdnz 3b
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* Now flush the cache: note that we must start from a cache aligned
|
||||
* address. Otherwise we might miss one cache line.
|
||||
|
|
|
|||
|
|
@ -524,9 +524,9 @@ static void adjust_link(struct eth_device *dev)
|
|||
regs->maccfg2 = ((regs->maccfg2&~(MACCFG2_IF))
|
||||
| MACCFG2_MII);
|
||||
|
||||
/* If We're in reduced mode, we
|
||||
* need to say whether we're 10
|
||||
* or 100 MB. */
|
||||
/* If We're in reduced mode, we need
|
||||
* to say whether we're 10 or 100 MB.
|
||||
*/
|
||||
if ((priv->speed == 100)
|
||||
&& (priv->flags & TSEC_REDUCED))
|
||||
regs->ecntrl |= ECNTRL_R100;
|
||||
|
|
|
|||
|
|
@ -38,7 +38,6 @@ typedef struct i2c
|
|||
#define I2C_ADR_RES ~(I2C_ADR)
|
||||
u8 res0[3];
|
||||
u8 fdr; /**< I2C frequency divider register */
|
||||
|
||||
#define IC2_FDR 0x3F
|
||||
#define IC2_FDR_SHIFT 0
|
||||
#define IC2_FDR_RES ~(IC2_FDR)
|
||||
|
|
|
|||
|
|
@ -21,15 +21,27 @@
|
|||
*/
|
||||
typedef struct law8349 {
|
||||
u32 bar; /* LBIU local access window base address register */
|
||||
#define LAWBAR_BAR 0xFFFFF000 /* Identifies the 20 most-significant address bits of the base of local access window n. The specified base address should be aligned to the window size, as defined by LBLAWARn[SIZE]. */
|
||||
/* Identifies the 20 most-significant address bits of the base of local
|
||||
* access window n. The specified base address should be aligned to the
|
||||
* window size, as defined by LBLAWARn[SIZE].
|
||||
*/
|
||||
#define LAWBAR_BAR 0xFFFFF000
|
||||
#define LAWBAR_RES ~(LAWBAR_BAR)
|
||||
u32 ar; /* LBIU local access window attribute register */
|
||||
/*
|
||||
* This Macro were moved into mmu.h
|
||||
*/
|
||||
#if 0
|
||||
#define LAWAR_EN 0x80000000 /* 0 The local bus local access window n is disabled. 1 The local bus local access window n is enabled and other LBLAWAR0 and LBLAWBAR0 fields combine to identify an address range for this window. */
|
||||
#define LAWAR_SIZE 0x0000003F /* Identifies the size of the window from the starting address. Window size is 2^(SIZE+1) bytes. 000000–001010Reserved. Window is undefined. */
|
||||
/* 0 The local bus local access window n is disabled. 1 The local bus
|
||||
* local access window n is enabled and other LBLAWAR0 and LBLAWBAR0 fields
|
||||
* combine to identify an address range for this window.
|
||||
*/
|
||||
#define LAWAR_EN 0x80000000
|
||||
/* Identifies the size of the window from the starting address. Window
|
||||
* size is 2^(SIZE+1) bytes. 000000–001010Reserved. Window is
|
||||
* undefined.
|
||||
*/
|
||||
#define LAWAR_SIZE 0x0000003F
|
||||
#define LAWAR_SIZE_4K 0x0000000B
|
||||
#define LAWAR_SIZE_8K 0x0000000C
|
||||
#define LAWAR_SIZE_16K 0x0000000D
|
||||
|
|
@ -62,7 +74,10 @@ typedef struct sysconf8349 {
|
|||
u32 immrbar; /* Internal memory map base address register */
|
||||
u8 res0[0x04];
|
||||
u32 altcbar; /* Alternate configuration base address register */
|
||||
#define ALTCBAR_BASE_ADDR 0xFFF00000 /* Identifies the12 most significant address bits of an alternate base address used for boot sequencer configuration accesses. */
|
||||
/* Identifies the12 most significant address bits of an alternate base
|
||||
* address used for boot sequencer configuration accesses.
|
||||
*/
|
||||
#define ALTCBAR_BASE_ADDR 0xFFF00000
|
||||
#define ALTCBAR_RES ~(ALTCBAR_BASE_ADDR) /* Reserved. Write has no effect, read returns 0. */
|
||||
u8 res1[0x14];
|
||||
law8349_t lblaw[4]; /* LBIU local access window */
|
||||
|
|
@ -88,8 +103,9 @@ typedef struct sysconf8349 {
|
|||
#define SPCR_TSEC2DP 0x00000030 /* TSEC2 data priority. */
|
||||
#define SPCR_TSEC2BDP 0x0000000C /* TSEC2 buffer descriptor priority. */
|
||||
#define SPCR_TSEC2EP 0x00000003 /* TSEC2 emergency priority. */
|
||||
#define SPCR_RES ~(SPCR_PCIHPE|SPCR_PCIPR|SPCR_TBEN|SPCR_COREPR|SPCR_TSEC1DP \
|
||||
|SPCR_TSEC1BDP|SPCR_TSEC1EP|SPCR_TSEC2DP|SPCR_TSEC2BDP|SPCR_TSEC2EP)
|
||||
#define SPCR_RES ~(SPCR_PCIHPE | SPCR_PCIPR | SPCR_TBEN | SPCR_COREPR \
|
||||
| SPCR_TSEC1DP | SPCR_TSEC1BDP | SPCR_TSEC1EP \
|
||||
| SPCR_TSEC2DP | SPCR_TSEC2BDP | SPCR_TSEC2EP)
|
||||
u32 sicrl; /* System General Purpose Register Low */
|
||||
#define SICRL_LDP_A 0x80000000
|
||||
#define SICRL_USB0 0x40000000
|
||||
|
|
@ -107,9 +123,10 @@ typedef struct sysconf8349 {
|
|||
#define SICRL_GPIO1_J 0x00008000
|
||||
#define SICRL_GPIO1_K 0x00004000
|
||||
#define SICRL_GPIO1_L 0x00003000
|
||||
#define SICRL_RES ~(SICRL_LDP_A|SICRL_USB0|SICRL_USB1|SICRL_UART|SICRL_GPIO1_A \
|
||||
|SICRL_GPIO1_B|SICRL_GPIO1_C|SICRL_GPIO1_D|SICRL_GPIO1_E \
|
||||
|SICRL_GPIO1_F|SICRL_GPIO1_G|SICRL_GPIO1_H|SICRL_GPIO1_I \
|
||||
#define SICRL_RES ~(SICRL_LDP_A | SICRL_USB0 | SICRL_USB1 | SICRL_UART \
|
||||
| SICRL_GPIO1_A | SICRL_GPIO1_B | SICRL_GPIO1_C \
|
||||
| SICRL_GPIO1_D | SICRL_GPIO1_E | SICRL_GPIO1_F \
|
||||
| SICRL_GPIO1_G | SICRL_GPIO1_H | SICRL_GPIO1_I \
|
||||
| SICRL_GPIO1_J | SICRL_GPIO1_K | SICRL_GPIO1_L )
|
||||
u32 sicrh; /* System General Purpose Register High */
|
||||
#define SICRH_DDR 0x80000000
|
||||
|
|
@ -137,12 +154,14 @@ typedef struct sysconf8349 {
|
|||
#define SICRH_GPIO2_H 0x00000060
|
||||
#define SICRH_TSOBI1 0x00000002
|
||||
#define SICRH_TSOBI2 0x00000001
|
||||
#define SICRh_RES ~(SICRH_DDR|SICRH_TSEC1_A|SICRH_TSEC1_B|SICRH_TSEC1_C \
|
||||
|SICRH_TSEC1_D|SICRH_TSEC1_E|SICRH_TSEC1_F|SICRH_TSEC2_A \
|
||||
|SICRH_TSEC2_B|SICRH_TSEC2_C|SICRH_TSEC2_D|SICRH_TSEC2_E \
|
||||
|SICRH_TSEC2_F|SICRH_TSEC2_G|SICRH_TSEC2_H|SICRH_GPIO2_A \
|
||||
|SICRH_GPIO2_B|SICRH_GPIO2_C|SICRH_GPIO2_D|SICRH_GPIO2_E \
|
||||
|SICRH_GPIO2_F|SICRH_GPIO2_G|SICRH_GPIO2_H|SICRH_TSOBI1 \
|
||||
#define SICRh_RES ~( SICRH_DDR | SICRH_TSEC1_A | SICRH_TSEC1_B \
|
||||
| SICRH_TSEC1_C | SICRH_TSEC1_D | SICRH_TSEC1_E \
|
||||
| SICRH_TSEC1_F | SICRH_TSEC2_A | SICRH_TSEC2_B \
|
||||
| SICRH_TSEC2_C | SICRH_TSEC2_D | SICRH_TSEC2_E \
|
||||
| SICRH_TSEC2_F | SICRH_TSEC2_G | SICRH_TSEC2_H \
|
||||
| SICRH_GPIO2_A | SICRH_GPIO2_B | SICRH_GPIO2_C \
|
||||
| SICRH_GPIO2_D | SICRH_GPIO2_E | SICRH_GPIO2_F \
|
||||
| SICRH_GPIO2_G | SICRH_GPIO2_H | SICRH_TSOBI1 \
|
||||
| SICRH_TSOBI2)
|
||||
u8 res6[0xE4];
|
||||
} sysconf8349_t;
|
||||
|
|
@ -275,9 +294,10 @@ typedef struct ipic8349 {
|
|||
#define SIIH_I2C1 0x00000004 /* I2C1 interrupt */
|
||||
#define SIIH_I2C2 0x00000002 /* I2C1 interrupt */
|
||||
#define SIIH_SPI 0x00000001 /* SPI interrupt */
|
||||
#define SIIH_RES ~(SIIH_TSEC1TX|SIIH_TSEC1RX|SIIH_TSEC1ER|SIIH_TSEC2TX \
|
||||
|SIIH_TSEC2RX|SIIH_TSEC2ER|SIIH_USB2DR|SIIH_USB2MPH \
|
||||
|SIIH_UART1 |SIIH_UART2 |SIIH_SEC |SIIH_I2C1 \
|
||||
#define SIIH_RES ~(SIIH_TSEC1TX | SIIH_TSEC1RX | SIIH_TSEC1ER \
|
||||
| SIIH_TSEC2TX | SIIH_TSEC2RX | SIIH_TSEC2ER \
|
||||
| SIIH_USB2DR | SIIH_USB2MPH | SIIH_UART1 \
|
||||
| SIIH_UART2 | SIIH_SEC | SIIH_I2C1 \
|
||||
| SIIH_I2C2 | SIIH_SPI)
|
||||
u32 sipnr_l; /* System Internal Interrupt Pending Register - Low (SIPNR_L) */
|
||||
#define SIIL_RTCS 0x80000000 /* RTC SECOND interrupt */
|
||||
|
|
@ -302,10 +322,11 @@ typedef struct ipic8349 {
|
|||
#define SIIL_GTM1 0x00000020 /* GTM1 interrupt */
|
||||
#define SIIL_GTM5 0x00000010 /* GTM5 interrupt */
|
||||
#define SIIL_DPTC 0x00000001 /* DPTC interrupt (!!! Invisible for user !!!) */
|
||||
#define SIIL_RES ~(SIIL_RTCS |SIIL_PIT |SIIL_PCI1 |SIIL_PCI2 |SIIL_RTCA \
|
||||
|SIIL_MU |SIIL_SBA |SIIL_DMA |SIIL_GTM4 |SIIL_GTM8 \
|
||||
|SIIL_GPIO1|SIIL_GPIO2|SIIL_DDR |SIIL_LBC |SIIL_GTM2 \
|
||||
|SIIL_GTM6 |SIIL_PMC |SIIL_GTM3 |SIIL_GTM7 |SIIL_GTM1 \
|
||||
#define SIIL_RES ~(SIIL_RTCS | SIIL_PIT | SIIL_PCI1 | SIIL_PCI2 \
|
||||
| SIIL_RTCA | SIIL_MU | SIIL_SBA | SIIL_DMA \
|
||||
| SIIL_GTM4 | SIIL_GTM8 | SIIL_GPIO1 | SIIL_GPIO2 \
|
||||
| SIIL_DDR | SIIL_LBC | SIIL_GTM2 | SIIL_GTM6 \
|
||||
| SIIL_PMC |SIIL_GTM3 | SIIL_GTM7 | SIIL_GTM1 \
|
||||
| SIIL_GTM5 |SIIL_DPTC )
|
||||
u32 siprr_a; /* System Internal Interrupt Group A Priority Register (PRR) */
|
||||
u8 res0[8];
|
||||
|
|
@ -335,8 +356,9 @@ typedef struct ipic8349 {
|
|||
#define SEI_IRQ6 0x02000000 /* IRQ6 external interrupt */
|
||||
#define SEI_IRQ7 0x01000000 /* IRQ7 external interrupt */
|
||||
#define SEI_SIRQ0 0x00008000 /* SIRQ0 external interrupt */
|
||||
#define SEI_RES ~( SEI_IRQ0 |SEI_IRQ1 |SEI_IRQ2 |SEI_IRQ3 |SEI_IRQ4 \
|
||||
|SEI_IRQ5 |SEI_IRQ6 |SEI_IRQ7 |SEI_SIRQ0)
|
||||
#define SEI_RES ~( SEI_IRQ0 | SEI_IRQ1 | SEI_IRQ2 | SEI_IRQ3 \
|
||||
| SEI_IRQ4 | SEI_IRQ5 | SEI_IRQ6 | SEI_IRQ7 \
|
||||
| SEI_SIRQ0)
|
||||
u32 secnr; /* System External Interrupt Control Register (SECNR) */
|
||||
#define SECNR_MIXB0T 0xc0000000 /* MIXB0 priority position IPIC output interrupt type */
|
||||
#define SECNR_MIXB1T 0x30000000 /* MIXB1 priority position IPIC output interrupt type */
|
||||
|
|
@ -350,9 +372,10 @@ typedef struct ipic8349 {
|
|||
#define SECNR_EDI5 0x00000400 /* IRQ5 external interrupt edge/level detect */
|
||||
#define SECNR_EDI6 0x00000200 /* IRQ6 external interrupt edge/level detect */
|
||||
#define SECNR_EDI7 0x00000100 /* IRQ7 external interrupt edge/level detect */
|
||||
#define SECNR_RES ~( SECNR_MIXB0T|SECNR_MIXB1T|SECNR_MIXA0T|SECNR_SYSA1T \
|
||||
|SECNR_EDI0 |SECNR_EDI1 |SECNR_EDI2 |SECNR_EDI3 \
|
||||
|SECNR_EDI4 |SECNR_EDI5 |SECNR_EDI6 |SECNR_EDI7)
|
||||
#define SECNR_RES ~( SECNR_MIXB0T | SECNR_MIXB1T | SECNR_MIXA0T \
|
||||
| SECNR_SYSA1T | SECNR_EDI0 | SECNR_EDI1 \
|
||||
| SECNR_EDI2 | SECNR_EDI3 | SECNR_EDI4 \
|
||||
| SECNR_EDI5 | SECNR_EDI6 | SECNR_EDI7)
|
||||
u32 sersr; /* System Error Status Register (SERR) */
|
||||
u32 sermr; /* System Error Mask Register (SERR) */
|
||||
#define SERR_IRQ0 0x80000000 /* IRQ0 MCP request */
|
||||
|
|
@ -364,8 +387,9 @@ typedef struct ipic8349 {
|
|||
#define SERR_PCI2 0x02000000 /* PCI2 MCP request */
|
||||
#define SERR_MU 0x01000000 /* MU MCP request */
|
||||
#define SERR_RNC 0x00010000 /* MU MCP request (!!! Non-visible for users !!!) */
|
||||
#define SERR_RES ~( SERR_IRQ0|SERR_WDT |SERR_SBA |SERR_DDR |SERR_LBC \
|
||||
|SERR_PCI1|SERR_PCI2|SERR_MU |SERR_RNC )
|
||||
#define SERR_RES ~( SERR_IRQ0 | SERR_WDT | SERR_SBA | SERR_DDR \
|
||||
|SERR_LBC | SERR_PCI1 | SERR_PCI2 | SERR_MU \
|
||||
|SERR_RNC )
|
||||
u32 sercr; /* System Error Control Register (SERCR) */
|
||||
#define SERCR_MCPR 0x00000001 /* MCP Route */
|
||||
#define SERCR_RES ~(SERCR_MCPR)
|
||||
|
|
@ -450,9 +474,11 @@ typedef struct reset8349 {
|
|||
#define RCWH_TPR 0x00000100 /* TPR */
|
||||
#define RCWH_TLE 0x00000008 /* TLE */
|
||||
#define RCWH_LALE 0x00000004 /* LALE */
|
||||
#define RCWH_RES ~(RCWH_PCIHOST|RCWH_PCI64|RCWH_PCI1ARB|RCWH_PCI2ARB \
|
||||
|RCWH_COREDIS|RCWH_BMS|RCWH_BOOTSEQ|RCWH_SWEN|RCWH_ROMLOC \
|
||||
|RCWH_TSEC1M|RCWH_TSEC2M|RCWH_TPR|RCWH_TLE|RCWH_LALE)
|
||||
#define RCWH_RES ~(RCWH_PCIHOST | RCWH_PCI64 | RCWH_PCI1ARB \
|
||||
| RCWH_PCI2ARB | RCWH_COREDIS | RCWH_BMS \
|
||||
| RCWH_BOOTSEQ | RCWH_SWEN | RCWH_ROMLOC \
|
||||
| RCWH_TSEC1M | RCWH_TSEC2M | RCWH_TPR \
|
||||
| RCWH_TLE | RCWH_LALE)
|
||||
u8 res0[8];
|
||||
u32 rsr; /* Reset status Register */
|
||||
#define RSR_RSTSRC 0xE0000000 /* Reset source */
|
||||
|
|
@ -505,8 +531,9 @@ typedef struct clk8349 {
|
|||
#define SPMR_CEVCOD 0x000000C0 /* CEVCOD */
|
||||
#define SPMR_CEPDF 0x00000020 /* CEPDF */
|
||||
#define SPMR_CEPMF 0x0000001F /* CEPMF */
|
||||
#define SPMR_RES ~(SPMR_LBIUCM|SPMR_DDRCM|SPMR_SVCOD|SPMR_SPMF|SPMR_CKID \
|
||||
|SPMR_COREPLL|SPMR_CEVCOD|SPMR_CEPDF|SPMR_CEPMF)
|
||||
#define SPMR_RES ~(SPMR_LBIUCM | SPMR_DDRCM | SPMR_SVCOD \
|
||||
| SPMR_SPMF | SPMR_CKID | SPMR_COREPLL \
|
||||
| SPMR_CEVCOD | SPMR_CEPDF | SPMR_CEPMF)
|
||||
u32 occr; /* output clock control Register */
|
||||
#define OCCR_PCICOE0 0x80000000 /* PCICOE0 */
|
||||
#define OCCR_PCICOE1 0x40000000 /* PCICOE1 */
|
||||
|
|
@ -526,9 +553,11 @@ typedef struct clk8349 {
|
|||
#define OCCR_PCICD7 0x00010000 /* PCICD7 */
|
||||
#define OCCR_PCI1CR 0x00000002 /* PCI1CR */
|
||||
#define OCCR_PCI2CR 0x00000001 /* PCI2CR */
|
||||
#define OCCR_RES ~(OCCR_PCICOE0|OCCR_PCICOE1|OCCR_PCICOE2|OCCR_PCICOE3|OCCR_PCICOE4 \
|
||||
|OCCR_PCICOE5|OCCR_PCICOE6|OCCR_PCICOE7|OCCR_PCICD0|OCCR_PCICD1 \
|
||||
|OCCR_PCICD2 |OCCR_PCICD3 |OCCR_PCICD4 |OCCR_PCICD5|OCCR_PCICD6 \
|
||||
#define OCCR_RES ~(OCCR_PCICOE0 | OCCR_PCICOE1 | OCCR_PCICOE2 \
|
||||
| OCCR_PCICOE3 | OCCR_PCICOE4 | OCCR_PCICOE5 \
|
||||
| OCCR_PCICOE6 | OCCR_PCICOE7 | OCCR_PCICD0 \
|
||||
| OCCR_PCICD1 | OCCR_PCICD2 | OCCR_PCICD3 \
|
||||
| OCCR_PCICD4 | OCCR_PCICD5 | OCCR_PCICD6 \
|
||||
| OCCR_PCICD7 | OCCR_PCI1CR | OCCR_PCI2CR )
|
||||
u32 sccr; /* system clock control Register */
|
||||
#define SCCR_TSEC1CM 0xc0000000 /* TSEC1CM */
|
||||
|
|
@ -542,8 +571,8 @@ typedef struct clk8349 {
|
|||
#define SCCR_USBDRCM 0x00300000 /* USBDRCM */
|
||||
#define SCCR_USBDRCM_SHIFT 20
|
||||
#define SCCR_PCICM 0x00010000 /* PCICM */
|
||||
#define SCCR_RES ~( SCCR_TSEC1CM|SCCR_TSEC2CM|SCCR_ENCCM|SCCR_USBMPHCM \
|
||||
|SCCR_USBDRCM|SCCR_PCICM)
|
||||
#define SCCR_RES ~( SCCR_TSEC1CM | SCCR_TSEC2CM | SCCR_ENCCM \
|
||||
| SCCR_USBMPHCM | SCCR_USBDRCM | SCCR_PCICM)
|
||||
u8 res0[0xF4];
|
||||
} clk8349_t;
|
||||
|
||||
|
|
@ -701,7 +730,6 @@ typedef struct duart8349{
|
|||
u8 udsr; /**< DMA status register */
|
||||
u8 res1[3];
|
||||
u8 res2[0xEC];
|
||||
|
||||
} duart8349_t;
|
||||
|
||||
/*
|
||||
|
|
|
|||
|
|
@ -9,9 +9,9 @@
|
|||
#ifndef __IMMAP_85xx__
|
||||
#define __IMMAP_85xx__
|
||||
|
||||
|
||||
/* Local-Access Registers and ECM Registers(0x0000-0x2000) */
|
||||
|
||||
/*
|
||||
* Local-Access Registers and ECM Registers(0x0000-0x2000)
|
||||
*/
|
||||
typedef struct ccsr_local_ecm {
|
||||
uint ccsrbar; /* 0x0 - Control Configuration Status Registers Base Address Register */
|
||||
char res1[4];
|
||||
|
|
@ -65,9 +65,9 @@ typedef struct ccsr_local_ecm {
|
|||
char res24[492];
|
||||
} ccsr_local_ecm_t;
|
||||
|
||||
|
||||
/* DDR memory controller registers(0x2000-0x3000) */
|
||||
|
||||
/*
|
||||
* DDR memory controller registers(0x2000-0x3000)
|
||||
*/
|
||||
typedef struct ccsr_ddr {
|
||||
uint cs0_bnds; /* 0x2000 - DDR Chip Select 0 Memory Bounds */
|
||||
char res1[4];
|
||||
|
|
@ -125,11 +125,9 @@ typedef struct ccsr_ddr {
|
|||
char res12[240];
|
||||
} ccsr_ddr_t;
|
||||
|
||||
|
||||
|
||||
|
||||
/* I2C Registers(0x3000-0x4000) */
|
||||
|
||||
/*
|
||||
* I2C Registers(0x3000-0x4000)
|
||||
*/
|
||||
typedef struct ccsr_i2c {
|
||||
u_char i2cadr; /* 0x3000 - I2C Address Register */
|
||||
#define MPC85xx_I2CADR_MASK 0xFE
|
||||
|
|
@ -246,10 +244,10 @@ typedef struct ccsr_lbc {
|
|||
char res8[12072];
|
||||
} ccsr_lbc_t;
|
||||
|
||||
|
||||
/* PCI Registers(0x8000-0x9000) */
|
||||
/* Omitting Reserved(0x9000-0x2_0000) */
|
||||
|
||||
/*
|
||||
* PCI Registers(0x8000-0x9000)
|
||||
* Omitting Reserved(0x9000-0x2_0000)
|
||||
*/
|
||||
typedef struct ccsr_pcix {
|
||||
uint cfg_addr; /* 0x8000 - PCIX Configuration Address Register */
|
||||
uint cfg_data; /* 0x8004 - PCIX Configuration Data Register */
|
||||
|
|
@ -314,9 +312,9 @@ typedef struct ccsr_pcix {
|
|||
char res11[94688];
|
||||
} ccsr_pcix_t;
|
||||
|
||||
|
||||
/* L2 Cache Registers(0x2_0000-0x2_1000) */
|
||||
|
||||
/*
|
||||
* L2 Cache Registers(0x2_0000-0x2_1000)
|
||||
*/
|
||||
typedef struct ccsr_l2cache {
|
||||
uint l2ctl; /* 0x20000 - L2 configuration register 0 */
|
||||
char res1[12];
|
||||
|
|
@ -358,9 +356,9 @@ typedef struct ccsr_l2cache {
|
|||
char res15[420];
|
||||
} ccsr_l2cache_t;
|
||||
|
||||
|
||||
/* DMA Registers(0x2_1000-0x2_2000) */
|
||||
|
||||
/*
|
||||
* DMA Registers(0x2_1000-0x2_2000)
|
||||
*/
|
||||
typedef struct ccsr_dma {
|
||||
char res1[256];
|
||||
uint mr0; /* 0x21100 - DMA 0 Mode Register */
|
||||
|
|
@ -439,7 +437,9 @@ typedef struct ccsr_dma {
|
|||
char res22[11516];
|
||||
} ccsr_dma_t;
|
||||
|
||||
/* tsec1 tsec2: 24000-26000 */
|
||||
/*
|
||||
* tsec1 tsec2: 24000-26000
|
||||
*/
|
||||
typedef struct ccsr_tsec {
|
||||
char res1[16];
|
||||
uint ievent; /* 0x24010 - Interrupt Event Register */
|
||||
|
|
@ -726,8 +726,9 @@ typedef struct ccsr_tsec {
|
|||
char res74[1024];
|
||||
} ccsr_tsec_t;
|
||||
|
||||
/* PIC Registers(0x2_6000-0x4_0000-0x8_0000) */
|
||||
|
||||
/*
|
||||
* PIC Registers(0x2_6000-0x4_0000-0x8_0000)
|
||||
*/
|
||||
typedef struct ccsr_pic {
|
||||
char res0[106496]; /* 0x26000-0x40000 */
|
||||
char res1[64];
|
||||
|
|
@ -1033,15 +1034,18 @@ typedef struct ccsr_pic {
|
|||
char res150[130892];
|
||||
} ccsr_pic_t;
|
||||
|
||||
/* CPM Block(0x8_0000-0xc_0000) */
|
||||
/*
|
||||
* CPM Block(0x8_0000-0xc_0000)
|
||||
*/
|
||||
#ifndef CONFIG_CPM2
|
||||
typedef struct ccsr_cpm {
|
||||
char res[262144];
|
||||
} ccsr_cpm_t;
|
||||
#else
|
||||
/* 0x8000-0x8ffff:DPARM */
|
||||
|
||||
/* 0x9000-0x90bff: General SIU */
|
||||
/*
|
||||
* 0x8000-0x8ffff:DPARM
|
||||
* 0x9000-0x90bff: General SIU
|
||||
*/
|
||||
typedef struct ccsr_cpm_siu {
|
||||
char res1[80];
|
||||
uint smaer;
|
||||
|
|
@ -1332,7 +1336,6 @@ typedef struct ccsr_cpm {
|
|||
char res1[16*1024];
|
||||
u_char im_dpram2[16*1024];
|
||||
char res2[16*1024];
|
||||
|
||||
ccsr_cpm_siu_t im_cpm_siu; /* SIU Configuration */
|
||||
ccsr_cpm_intctl_t im_cpm_intctl; /* Interrupt Controller */
|
||||
ccsr_cpm_iop_t im_cpm_iop; /* IO Port control/status */
|
||||
|
|
@ -1357,8 +1360,10 @@ typedef struct ccsr_cpm {
|
|||
ccsr_cpm_iram_t im_cpm_iram;
|
||||
} ccsr_cpm_t;
|
||||
#endif
|
||||
/* RapidIO Registers(0xc_0000-0xe_0000) */
|
||||
|
||||
/*
|
||||
* RapidIO Registers(0xc_0000-0xe_0000)
|
||||
*/
|
||||
typedef struct ccsr_rio {
|
||||
uint didcar; /* 0xc0000 - Device Identity Capability Register */
|
||||
uint dicar; /* 0xc0004 - Device Information Capability Register */
|
||||
|
|
@ -1524,7 +1529,9 @@ typedef struct ccsr_rio {
|
|||
char res58[60176];
|
||||
} ccsr_rio_t;
|
||||
|
||||
/* Global Utilities Register Block(0xe_0000-0xf_ffff) */
|
||||
/*
|
||||
* Global Utilities Register Block(0xe_0000-0xf_ffff)
|
||||
*/
|
||||
typedef struct ccsr_gur {
|
||||
uint porpllsr; /* 0xe0000 - POR PLL ratio status register */
|
||||
uint porbmsr; /* 0xe0004 - POR boot mode status register */
|
||||
|
|
|
|||
|
|
@ -73,8 +73,6 @@
|
|||
#define CFG_MEMTEST_START 0x00000000 /* memtest region */
|
||||
#define CFG_MEMTEST_END 0x00100000
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* DDR Setup
|
||||
*/
|
||||
|
|
@ -89,7 +87,6 @@
|
|||
* Determine DDR configuration from I2C interface.
|
||||
*/
|
||||
#define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */
|
||||
|
||||
#else
|
||||
/*
|
||||
* Manually set up DDR parameters
|
||||
|
|
@ -103,7 +100,6 @@
|
|||
#define CFG_DDR_INTERVAL 0x05200100 /* autocharge,no open page */
|
||||
#endif
|
||||
|
||||
|
||||
/*
|
||||
* SDRAM on the Local Bus
|
||||
*/
|
||||
|
|
@ -126,7 +122,6 @@
|
|||
#define CFG_LBLAWBAR0_PRELIM CFG_FLASH_BASE /* Window base at flash base */
|
||||
#define CFG_LBLAWAR0_PRELIM 0x80000016 /* 16Mb window size */
|
||||
|
||||
|
||||
#define CFG_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CFG_MAX_FLASH_SECT 64 /* sectors per device */
|
||||
|
||||
|
|
@ -137,7 +132,6 @@
|
|||
#define CFG_MID_FLASH_JUMP 0x7F000000
|
||||
#define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */
|
||||
|
||||
|
||||
#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
|
||||
#define CFG_RAMBOOT
|
||||
#else
|
||||
|
|
@ -153,7 +147,6 @@
|
|||
#define CFG_BR1_PRELIM (CFG_BCSR|0x00000801) /* Port-size=8bit, MSEL=GPCM */
|
||||
#define CFG_OR1_PRELIM 0xFFFFE8f0 /* length 32K */
|
||||
|
||||
|
||||
#define CONFIG_L1_INIT_RAM
|
||||
#define CFG_INIT_RAM_LOCK 1
|
||||
#define CFG_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
|
||||
|
|
@ -198,12 +191,9 @@
|
|||
*/
|
||||
|
||||
#define CFG_BR2_PRELIM 0xf0001861 /*Port-size=32bit, MSEL=SDRAM*/
|
||||
|
||||
#define CFG_LBLAWBAR2_PRELIM 0xF0000000
|
||||
|
||||
#define CFG_LBLAWAR2_PRELIM 0x80000019 /*64M*/
|
||||
|
||||
|
||||
/*
|
||||
* The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64.
|
||||
*
|
||||
|
|
@ -264,7 +254,6 @@
|
|||
| CFG_LBC_LSDMR_CL3 \
|
||||
)
|
||||
|
||||
|
||||
/*
|
||||
* SDRAM Controller configuration sequence.
|
||||
*/
|
||||
|
|
@ -278,13 +267,8 @@
|
|||
| CFG_LBC_LSDMR_OP_MRW)
|
||||
#define CFG_LBC_LSDMR_5 ( CFG_LBC_LSDMR_COMMON \
|
||||
| CFG_LBC_LSDMR_OP_NORMAL)
|
||||
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
*/
|
||||
|
|
@ -322,7 +306,6 @@
|
|||
#define CFG_TSEC2_OFFSET 0x25000
|
||||
#define CFG_TSEC2 (CFG_IMMRBAR+CFG_TSEC2_OFFSET)
|
||||
|
||||
|
||||
/* IO Configuration */
|
||||
#define CFG_IO_CONF (\
|
||||
IO_CONF_UART |\
|
||||
|
|
@ -347,7 +330,6 @@
|
|||
#define CFG_PCI1_IO_PHYS 0xe2000000
|
||||
#define CFG_PCI1_IO_SIZE 0x1000000 /* 16M */
|
||||
|
||||
|
||||
#define CFG_PCI2_MEM_BASE 0xA0000000
|
||||
#define CFG_PCI2_MEM_PHYS CFG_PCI2_MEM_BASE
|
||||
#define CFG_PCI2_MEM_SIZE 0x20000000 /* 512M */
|
||||
|
|
@ -356,10 +338,7 @@
|
|||
#define CFG_PCI2_IO_SIZE 0x1000000 /* 16M */
|
||||
#if defined(CONFIG_PCI)
|
||||
|
||||
//#define PCI_64BIT
|
||||
#define PCI_ALL_PCI1
|
||||
//#define PCI_ONE_PCI1
|
||||
//#define PCI_TWO_PCI1
|
||||
#if defined(PCI_64BIT)
|
||||
#undef PCI_ALL_PCI1
|
||||
#undef PCI_TWO_PCI1
|
||||
|
|
@ -383,9 +362,7 @@
|
|||
|
||||
#endif /* CONFIG_PCI */
|
||||
|
||||
|
||||
#if defined(CONFIG_TSEC_ENET)
|
||||
|
||||
#ifndef CONFIG_NET_MULTI
|
||||
#define CONFIG_NET_MULTI 1
|
||||
#endif
|
||||
|
|
@ -405,7 +382,6 @@
|
|||
|
||||
#endif /* CONFIG_TSEC_ENET */
|
||||
|
||||
|
||||
/*
|
||||
* Environment
|
||||
*/
|
||||
|
|
@ -529,7 +505,6 @@
|
|||
HRCWH_TSEC2M_IN_GMII )
|
||||
#endif
|
||||
|
||||
|
||||
#define CFG_HID0_INIT 0x000000000
|
||||
|
||||
#define CFG_HID0_FINAL CFG_HID0_INIT
|
||||
|
|
@ -554,7 +529,6 @@
|
|||
#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
|
||||
#endif
|
||||
|
||||
|
||||
/*
|
||||
* Environment Configuration
|
||||
*/
|
||||
|
|
@ -565,13 +539,13 @@
|
|||
#define CONFIG_ETH1ADDR 00:E0:0C:00:7D:01
|
||||
#endif
|
||||
|
||||
#define CONFIG_IPADDR 10.193.20.150
|
||||
#define CONFIG_IPADDR 192.168.1.253
|
||||
|
||||
#define CONFIG_HOSTNAME unknown
|
||||
#define CONFIG_ROOTPATH /tftpboot/10.193.20.150
|
||||
#define CONFIG_BOOTFILE /tftpboot/vmlinux.150
|
||||
#define CONFIG_ROOTPATH /nfsroot
|
||||
#define CONFIG_BOOTFILE your.uImage
|
||||
|
||||
#define CONFIG_SERVERIP 10.193.20.58
|
||||
#define CONFIG_SERVERIP 192.168.1.1
|
||||
#define CONFIG_GATEWAYIP 192.168.1.1
|
||||
#define CONFIG_NETMASK 255.255.255.0
|
||||
|
||||
|
|
@ -587,7 +561,7 @@
|
|||
"netdev=eth0\0" \
|
||||
"consoledev=ttyS0\0" \
|
||||
"ramdiskaddr=400000\0" \
|
||||
"ramdiskfile=ramfs.83xx\0" \
|
||||
"ramdiskfile=ramfs.83xx\0"
|
||||
|
||||
#define CONFIG_NFSBOOTCOMMAND \
|
||||
"setenv bootargs root=/dev/nfs rw " \
|
||||
|
|
|
|||
|
|
@ -51,8 +51,11 @@
|
|||
|
||||
/* sysclk for MPC8540EVAL */
|
||||
#if defined(CONFIG_SYSCLK_66M)
|
||||
#define CONFIG_SYS_CLK_FREQ 66000000 /* the oscillator on board is 66Mhz */
|
||||
/* can also get 66M clock from external PCI */
|
||||
/*
|
||||
* the oscillator on board is 66Mhz
|
||||
* can also get 66M clock from external PCI
|
||||
*/
|
||||
#define CONFIG_SYS_CLK_FREQ 66000000
|
||||
#else
|
||||
#define CONFIG_SYS_CLK_FREQ 33000000 /* most pci cards are 33Mhz */
|
||||
#endif
|
||||
|
|
@ -221,7 +224,7 @@
|
|||
#define CONFIG_ETHPRIME "TSEC0"
|
||||
|
||||
#define CONFIG_PHY_M88E1011 1 /* GigaBit Ether PHY */
|
||||
#define INTEL_LXT971_PHY 1 /* on EVAL board. It is Davicom 9161 on ADS. */
|
||||
#define INTEL_LXT971_PHY 1
|
||||
#endif
|
||||
|
||||
#undef DEBUG
|
||||
|
|
@ -245,7 +248,6 @@
|
|||
#define CFG_ENV_SIZE 0x2000
|
||||
#endif
|
||||
|
||||
/*#define CONFIG_BOOTARGS "root=/dev/nfs rw nfsroot=192.168.1.10:/tftproot/192.168.1.11 ip=192.168.1.11:192.168.1.10:192.168.1.0:255.255.255.0:mpc8540ads-003:eth0:off console=ttyS0,115200"*/
|
||||
#define CONFIG_BOOTARGS "root=/dev/ram rw console=ttyS0,115200"
|
||||
#define CONFIG_BOOTCOMMAND "bootm 0xff800000 0xffa00000"
|
||||
#define CONFIG_BOOTDELAY 3 /* -1 disable autoboot */
|
||||
|
|
@ -255,20 +257,23 @@
|
|||
|
||||
#if defined(CFG_RAMBOOT) || defined(CONFIG_RAM_AS_FLASH)
|
||||
#if defined(CONFIG_PCI)
|
||||
#define CONFIG_COMMANDS ((CONFIG_CMD_DFL | CFG_CMD_PING | CFG_CMD_PCI | CFG_CMD_I2C ) & \
|
||||
#define CONFIG_COMMANDS ((CONFIG_CMD_DFL | CFG_CMD_PING \
|
||||
| CFG_CMD_PCI | CFG_CMD_I2C ) & \
|
||||
~(CFG_CMD_ENV | CFG_CMD_LOADS ))
|
||||
#else
|
||||
#define CONFIG_COMMANDS ((CONFIG_CMD_DFL | CFG_CMD_PING | CFG_CMD_I2C ) & \
|
||||
~(CFG_CMD_ENV | \
|
||||
CFG_CMD_LOADS ))
|
||||
#define CONFIG_COMMANDS ((CONFIG_CMD_DFL | CFG_CMD_PING \
|
||||
| CFG_CMD_I2C ) & \
|
||||
~(CFG_CMD_ENV | CFG_CMD_LOADS ))
|
||||
#endif
|
||||
#else
|
||||
#if defined(CONFIG_PCI)
|
||||
#define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_PCI | CFG_CMD_PING | CFG_CMD_I2C )
|
||||
#define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_PCI \
|
||||
| CFG_CMD_PING | CFG_CMD_I2C )
|
||||
#else
|
||||
#define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_PING | CFG_CMD_I2C )
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#include <cmd_confdefs.h>
|
||||
|
||||
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
||||
|
|
|
|||
|
|
@ -285,5 +285,4 @@
|
|||
#define LCRR_CLKDIV_8 0x00000008
|
||||
#define LCRR_CLKDIV_SHIFT 0
|
||||
|
||||
|
||||
#endif /* __MPC83XX_H__ */
|
||||
|
|
|
|||
|
|
@ -103,6 +103,4 @@ typedef struct spd_eeprom_s {
|
|||
#define SPD_MEMTYPE_DDR (0x07)
|
||||
#define SPD_MEMTYPE_DDR2 (0x08)
|
||||
|
||||
|
||||
#endif /* _SPD_H_ */
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue