powerpc/85xx: Enable internal USB UTMI PHY on p204x/p3041/p50x0
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
1b719e6654
commit
b6c3722dfa
|
@ -273,6 +273,7 @@
|
||||||
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
||||||
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
||||||
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
||||||
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
||||||
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
||||||
|
|
||||||
#elif defined(CONFIG_PPC_P2041)
|
#elif defined(CONFIG_PPC_P2041)
|
||||||
|
@ -289,6 +290,7 @@
|
||||||
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
||||||
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
||||||
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
||||||
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
||||||
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
||||||
|
|
||||||
#elif defined(CONFIG_PPC_P3041)
|
#elif defined(CONFIG_PPC_P3041)
|
||||||
|
@ -305,6 +307,7 @@
|
||||||
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
||||||
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
||||||
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
||||||
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
||||||
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
||||||
|
|
||||||
#elif defined(CONFIG_PPC_P4040)
|
#elif defined(CONFIG_PPC_P4040)
|
||||||
|
@ -358,6 +361,7 @@
|
||||||
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
||||||
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
||||||
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
||||||
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
||||||
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
||||||
|
|
||||||
#elif defined(CONFIG_PPC_P5020)
|
#elif defined(CONFIG_PPC_P5020)
|
||||||
|
@ -374,6 +378,7 @@
|
||||||
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
||||||
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
||||||
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
||||||
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
||||||
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
||||||
|
|
||||||
#else
|
#else
|
||||||
|
|
Loading…
Reference in New Issue