armv8/ls1043aqds: add QSPI boot support
Enable the U-Boot Driver Model(DM) to use the Freescale QSPI driver. Signed-off-by: Gong Qianyu <Qianyu.Gong@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
166ef1e90c
commit
b0f20caf65
|
@ -151,6 +151,8 @@ static const struct sys_mmu_table early_mmu_table[] = {
|
|||
{ CONFIG_SYS_FSL_DCSR_BASE, CONFIG_SYS_FSL_DCSR_BASE,
|
||||
CONFIG_SYS_FSL_DCSR_SIZE, MT_DEVICE_NGNRNE,
|
||||
PMD_SECT_NON_SHARE | PMD_SECT_PXN | PMD_SECT_UXN },
|
||||
{ CONFIG_SYS_FSL_QSPI_BASE, CONFIG_SYS_FSL_QSPI_BASE,
|
||||
CONFIG_SYS_FSL_QSPI_SIZE, MT_DEVICE_NGNRNE, PMD_SECT_NON_SHARE },
|
||||
{ CONFIG_SYS_FSL_IFC_BASE, CONFIG_SYS_FSL_IFC_BASE,
|
||||
CONFIG_SYS_FSL_IFC_SIZE, MT_DEVICE_NGNRNE, PMD_SECT_NON_SHARE },
|
||||
{ CONFIG_SYS_FSL_DRAM_BASE1, CONFIG_SYS_FSL_DRAM_BASE1,
|
||||
|
|
|
@ -8,3 +8,4 @@ F: configs/ls1043aqds_nor_ddr3_defconfig
|
|||
F: configs/ls1043aqds_nand_defconfig
|
||||
F: configs/ls1043aqds_sdcard_ifc_defconfig
|
||||
F: configs/ls1043aqds_sdcard_qspi_defconfig
|
||||
F: configs/ls1043aqds_qspi_defconfig
|
||||
|
|
|
@ -94,3 +94,4 @@ a) Promjet Boot
|
|||
b) NOR boot
|
||||
c) NAND boot
|
||||
d) SD boot
|
||||
e) QSPI boot
|
||||
|
|
|
@ -47,7 +47,7 @@ enum {
|
|||
int checkboard(void)
|
||||
{
|
||||
char buf[64];
|
||||
#ifndef CONFIG_SD_BOOT
|
||||
#if !defined(CONFIG_SD_BOOT) && !defined(CONFIG_QSPI_BOOT)
|
||||
u8 sw;
|
||||
#endif
|
||||
|
||||
|
@ -55,6 +55,8 @@ int checkboard(void)
|
|||
|
||||
#ifdef CONFIG_SD_BOOT
|
||||
puts("SD\n");
|
||||
#elif defined(CONFIG_QSPI_BOOT)
|
||||
puts("QSPI\n");
|
||||
#else
|
||||
sw = QIXIS_READ(brdcfg[0]);
|
||||
sw = (sw & QIXIS_LBMAP_MASK) >> QIXIS_LBMAP_SHIFT;
|
||||
|
|
|
@ -0,0 +1,9 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_TARGET_LS1043AQDS=y
|
||||
CONFIG_SYS_EXTRA_OPTIONS="SYS_FSL_DDR4,QSPI_BOOT"
|
||||
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-qds-duart"
|
||||
CONFIG_SYS_NS16550=y
|
||||
CONFIG_OF_CONTROL=y
|
||||
CONFIG_DM=y
|
||||
CONFIG_SPI_FLASH=y
|
||||
CONFIG_DM_SPI=y
|
|
@ -121,7 +121,7 @@
|
|||
#endif
|
||||
|
||||
/* IFC */
|
||||
#ifndef CONFIG_SD_BOOT_QSPI
|
||||
#if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
|
||||
#define CONFIG_FSL_IFC
|
||||
/*
|
||||
* CONFIG_SYS_FLASH_BASE has the final address (core view)
|
||||
|
@ -207,7 +207,7 @@
|
|||
#define CONFIG_SPI_FLASH_STMICRO /* cs0 */
|
||||
#define CONFIG_SPI_FLASH_SST /* cs1 */
|
||||
#define CONFIG_SPI_FLASH_EON /* cs2 */
|
||||
#ifndef CONFIG_SD_BOOT_QSPI
|
||||
#if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
|
||||
#define CONFIG_SF_DEFAULT_BUS 1
|
||||
#define CONFIG_SF_DEFAULT_CS 0
|
||||
#endif
|
||||
|
@ -220,7 +220,7 @@
|
|||
#ifdef CONFIG_SYS_DPAA_FMAN
|
||||
#define CONFIG_SYS_FM_MURAM_SIZE 0x60000
|
||||
|
||||
#ifdef CONFIG_SD_BOOT_QSPI
|
||||
#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
|
||||
#define CONFIG_SYS_QE_FW_IN_SPIFLASH
|
||||
#define CONFIG_SYS_FMAN_FW_ADDR 0x400d0000
|
||||
#define CONFIG_ENV_SPI_BUS 0
|
||||
|
|
|
@ -10,10 +10,16 @@
|
|||
#include "ls1043a_common.h"
|
||||
|
||||
#define CONFIG_DISPLAY_CPUINFO
|
||||
#ifdef CONFIG_QSPI_BOOT
|
||||
#define CONFIG_DISPLAY_BOARDINFO_LATE
|
||||
#else
|
||||
#define CONFIG_DISPLAY_BOARDINFO
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_NAND_BOOT) || defined(CONFIG_SD_BOOT)
|
||||
#define CONFIG_SYS_TEXT_BASE 0x82000000
|
||||
#elif defined(CONFIG_QSPI_BOOT)
|
||||
#define CONFIG_SYS_TEXT_BASE 0x40010000
|
||||
#else
|
||||
#define CONFIG_SYS_TEXT_BASE 0x60100000
|
||||
#endif
|
||||
|
@ -118,7 +124,7 @@ unsigned long get_board_ddr_clk(void);
|
|||
/*
|
||||
* IFC Definitions
|
||||
*/
|
||||
#ifndef CONFIG_SD_BOOT_QSPI
|
||||
#if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
|
||||
#define CONFIG_SYS_NOR0_CSPR_EXT (0x0)
|
||||
#define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
|
||||
CSPR_PORT_SIZE_16 | \
|
||||
|
@ -210,7 +216,7 @@ unsigned long get_board_ddr_clk(void);
|
|||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (640 << 10)
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_SD_BOOT_QSPI
|
||||
#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
|
||||
#define CONFIG_QIXIS_I2C_ACCESS
|
||||
#define CONFIG_SYS_NO_FLASH
|
||||
#undef CONFIG_CMD_IMLS
|
||||
|
@ -233,8 +239,10 @@ unsigned long get_board_ddr_clk(void);
|
|||
#define QIXIS_LBMAP_NAND 0x09
|
||||
#define QIXIS_LBMAP_SD 0x00
|
||||
#define QIXIS_LBMAP_SD_QSPI 0xff
|
||||
#define QIXIS_LBMAP_QSPI 0xff
|
||||
#define QIXIS_RCW_SRC_NAND 0x106
|
||||
#define QIXIS_RCW_SRC_SD 0x040
|
||||
#define QIXIS_RCW_SRC_QSPI 0x045
|
||||
#define QIXIS_RST_CTL_RESET 0x41
|
||||
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
||||
#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
|
||||
|
@ -362,7 +370,7 @@ unsigned long get_board_ddr_clk(void);
|
|||
#define VDD_MV_MAX 1212
|
||||
|
||||
/* QSPI device */
|
||||
#ifdef CONFIG_SD_BOOT_QSPI
|
||||
#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
|
||||
#define CONFIG_FSL_QSPI
|
||||
#ifdef CONFIG_FSL_QSPI
|
||||
#define CONFIG_SPI_FLASH_SPANSION
|
||||
|
@ -421,6 +429,11 @@ unsigned long get_board_ddr_clk(void);
|
|||
#define CONFIG_ENV_IS_IN_MMC
|
||||
#define CONFIG_SYS_MMC_ENV_DEV 0
|
||||
#define CONFIG_ENV_SIZE 0x2000
|
||||
#elif defined(CONFIG_QSPI_BOOT)
|
||||
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
||||
#define CONFIG_ENV_SIZE 0x2000 /* 8KB */
|
||||
#define CONFIG_ENV_OFFSET 0x100000 /* 1MB */
|
||||
#define CONFIG_ENV_SECT_SIZE 0x10000
|
||||
#else
|
||||
#define CONFIG_ENV_IS_IN_FLASH
|
||||
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x200000)
|
||||
|
|
Loading…
Reference in New Issue