V3s_Allwinner
/
uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

ARM: tegra124: Clear IDDQ when enabling PLLC 

Enabling a PLL while IDDQ is high. The Linux kernel checks for this
condition and warns about it verbosely, so while this seems to work
fine, fix it up according to the programming guidelines provided in
the Tegra K1 TRM (v02p), Section 5.3.8.1 ("PLLC and PLLC4 Startup
Sequence").

Reported-by: Nicolas Chauvet <kwizart@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
Thierry Reding 2015-09-08 11:38:03 +02:00 committed by Tom Warren
parent 20613c9231
commit aba11d4476
2 changed files with 8 additions and 0 deletions
arch/arm
include/asm/arch-tegra124
clock.h
mach-tegra/tegra124
clock.c

3
arch/arm/include/asm/arch-tegra124/clock.h
View File

@ -16,6 +16,9 @@
#define OSC_FREQ_SHIFT 28
#define OSC_FREQ_MASK (0xF << OSC_FREQ_SHIFT)
/* CLK_RST_CONTROLLER_PLLC_MISC_0 */
#define PLLC_IDDQ (1 << 26)
/* CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0 */
#define SOR0_CLK_SEL0 (1 << 14)
#define SOR0_CLK_SEL1 (1 << 15)

5
arch/arm/mach-tegra/tegra124/clock.c
View File

@ -809,6 +809,11 @@ void clock_early_init(void)
tegra30_set_up_pllp();
/* clear IDDQ before accessing any other PLLC registers */
pllinfo = &tegra_pll_info_table[CLOCK_ID_CGENERAL];
clrbits_le32(&clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_misc, PLLC_IDDQ);
udelay(2);
/*
* PLLC output frequency set to 600Mhz
* PLLD output frequency set to 925Mhz