Add missing files for EP82xxM boards
Patch by Aaron Sells, 20 Jun 2006
This commit is contained in:
Wolfgang Denk
parent
511d0c72b8
commit
7ce343e499
|
|
@ -0,0 +1,49 @@
|
||||||
|
#
|
||||||
|
# (C) Copyright 2001-2006
|
||||||
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||||||
|
#
|
||||||
|
# See file CREDITS for list of people who contributed to this
|
||||||
|
# project.
|
||||||
|
#
|
||||||
|
# This program is free software; you can redistribute it and/or
|
||||||
|
# modify it under the terms of the GNU General Public License as
|
||||||
|
# published by the Free Software Foundation; either version 2 of
|
||||||
|
# the License, or (at your option) any later version.
|
||||||
|
#
|
||||||
|
# This program is distributed in the hope that it will be useful,
|
||||||
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
# GNU General Public License for more details.
|
||||||
|
#
|
||||||
|
# You should have received a copy of the GNU General Public License
|
||||||
|
# along with this program; if not, write to the Free Software
|
||||||
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||||
|
# MA 02111-1307 USA
|
||||||
|
#
|
||||||
|
|
||||||
|
include $(TOPDIR)/config.mk
|
||||||
|
|
||||||
|
LIB = $(obj)lib$(BOARD).a
|
||||||
|
|
||||||
|
COBJS := $(BOARD).o
|
||||||
|
|
||||||
|
SRCS := $(COBJS:.o=.c)
|
||||||
|
OBJS := $(addprefix $(obj),$(COBJS))
|
||||||
|
|
||||||
|
$(LIB): $(OBJS)
|
||||||
|
$(AR) crv $@ $(OBJS)
|
||||||
|
|
||||||
|
clean:
|
||||||
|
rm -f $(OBJS)
|
||||||
|
|
||||||
|
distclean: clean
|
||||||
|
rm -f $(LIB) core *.bak .depend *~
|
||||||
|
|
||||||
|
#########################################################################
|
||||||
|
|
||||||
|
# defines $(obj).depend target
|
||||||
|
include $(SRCTREE)/rules.mk
|
||||||
|
|
||||||
|
sinclude $(obj).depend
|
||||||
|
|
||||||
|
#########################################################################
|
||||||
|
|
@ -0,0 +1,26 @@
|
||||||
|
#
|
||||||
|
# (C) Copyright 2001-2006
|
||||||
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||||||
|
#
|
||||||
|
# See file CREDITS for list of people who contributed to this
|
||||||
|
# project.
|
||||||
|
#
|
||||||
|
# This program is free software; you can redistribute it and/or
|
||||||
|
# modify it under the terms of the GNU General Public License as
|
||||||
|
# published by the Free Software Foundation; either version 2 of
|
||||||
|
# the License, or (at your option) any later version.
|
||||||
|
#
|
||||||
|
# This program is distributed in the hope that it will be useful,
|
||||||
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
# GNU General Public License for more details.
|
||||||
|
#
|
||||||
|
# You should have received a copy of the GNU General Public License
|
||||||
|
# along with this program; if not, write to the Free Software
|
||||||
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||||
|
# MA 02111-1307 USA
|
||||||
|
#
|
||||||
|
|
||||||
|
# EP82xxM series boards by Embedded Planet
|
||||||
|
|
||||||
|
TEXT_BASE = 0xFFF00000
|
||||||
|
|
@ -0,0 +1,291 @@
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2006 Embedded Planet, LLC.
|
||||||
|
*
|
||||||
|
* Support for Embedded Planet EP82xxM boards.
|
||||||
|
* Tested on EP82xxM (MPC8270).
|
||||||
|
*
|
||||||
|
* See file CREDITS for list of people who contributed to this
|
||||||
|
* project.
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as
|
||||||
|
* published by the Free Software Foundation; either version 2 of
|
||||||
|
* the License, or (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope that it will be useful,
|
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
* GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License
|
||||||
|
* along with this program; if not, write to the Free Software
|
||||||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||||
|
* MA 02111-1307 USA
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <common.h>
|
||||||
|
#include <mpc8260.h>
|
||||||
|
#include <ioports.h>
|
||||||
|
#include <asm/m8260_pci.h>
|
||||||
|
#ifdef CONFIG_PCI
|
||||||
|
#include <pci.h>
|
||||||
|
#endif
|
||||||
|
#include <miiphy.h>
|
||||||
|
|
||||||
|
/*
|
||||||
|
* I/O Port configuration table
|
||||||
|
*
|
||||||
|
* if conf is 1, then that port pin will be configured at boot time
|
||||||
|
* according to the five values podr/pdir/ppar/psor/pdat for that entry
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CFG_FCC2 1
|
||||||
|
#define CFG_FCC3 1
|
||||||
|
|
||||||
|
const iop_conf_t iop_conf_tab[4][32] = {
|
||||||
|
|
||||||
|
/* Port A */
|
||||||
|
{ /* conf ppar psor pdir podr pdat */
|
||||||
|
/* PA31 */ { 0, 0, 0, 0, 0, 1 }, /* PA31 */
|
||||||
|
/* PA30 */ { 0, 0, 0, 0, 0, 1 }, /* PA30 */
|
||||||
|
/* PA29 */ { 0, 0, 0, 0, 0, 1 }, /* PA29 */
|
||||||
|
/* PA28 */ { 0, 0, 0, 0, 0, 1 }, /* PA28 */
|
||||||
|
/* PA27 */ { 0, 0, 0, 0, 0, 1 }, /* PA27 */
|
||||||
|
/* PA26 */ { 0, 0, 0, 0, 0, 1 }, /* PA26 */
|
||||||
|
/* PA25 */ { 0, 0, 0, 0, 0, 1 }, /* PA25 */
|
||||||
|
/* PA24 */ { 0, 0, 0, 0, 0, 1 }, /* PA24 */
|
||||||
|
/* PA23 */ { 0, 0, 0, 0, 0, 1 }, /* PA23 */
|
||||||
|
/* PA22 */ { 0, 0, 0, 0, 0, 0 }, /* PA22 */
|
||||||
|
/* PA21 */ { 0, 0, 0, 0, 0, 1 }, /* PA21 */
|
||||||
|
/* PA20 */ { 0, 0, 0, 0, 0, 1 }, /* PA20 */
|
||||||
|
/* PA19 */ { 0, 0, 0, 0, 0, 1 }, /* PA19 */
|
||||||
|
/* PA18 */ { 0, 0, 0, 0, 0, 1 }, /* PA18 */
|
||||||
|
/* PA17 */ { 0, 0, 0, 0, 0, 1 }, /* PA17 */
|
||||||
|
/* PA16 */ { 0, 0, 0, 0, 0, 1 }, /* PA16 */
|
||||||
|
/* PA15 */ { 0, 0, 0, 0, 0, 1 }, /* PA15 */
|
||||||
|
/* PA14 */ { 0, 0, 0, 0, 0, 1 }, /* PA14 */
|
||||||
|
/* PA13 */ { 0, 0, 0, 0, 0, 1 }, /* PA13 */
|
||||||
|
/* PA12 */ { 0, 0, 0, 0, 0, 1 }, /* PA12 */
|
||||||
|
/* PA11 */ { 0, 0, 0, 0, 0, 1 }, /* PA11 */
|
||||||
|
/* PA10 */ { 0, 0, 0, 0, 0, 1 }, /* PA10 */
|
||||||
|
/* PA9 */ { 1, 1, 0, 1, 0, 1 }, /* SMC2 TxD */
|
||||||
|
/* PA8 */ { 1, 1, 0, 0, 0, 1 }, /* SMC2 RxD */
|
||||||
|
/* PA7 */ { 0, 0, 0, 0, 0, 1 }, /* PA7 */
|
||||||
|
/* PA6 */ { 0, 0, 0, 0, 0, 1 }, /* PA6 */
|
||||||
|
/* PA5 */ { 0, 0, 0, 0, 0, 1 }, /* PA5 */
|
||||||
|
/* PA4 */ { 0, 0, 0, 0, 0, 1 }, /* PA4 */
|
||||||
|
/* PA3 */ { 0, 0, 0, 0, 0, 1 }, /* PA3 */
|
||||||
|
/* PA2 */ { 0, 0, 0, 0, 0, 1 }, /* PA2 */
|
||||||
|
/* PA1 */ { 0, 0, 0, 0, 0, 1 }, /* PA1 */
|
||||||
|
/* PA0 */ { 0, 0, 0, 0, 0, 1 } /* PA0 */
|
||||||
|
},
|
||||||
|
|
||||||
|
/* Port B */
|
||||||
|
{ /* conf ppar psor pdir podr pdat */
|
||||||
|
/* PB31 */ { CFG_FCC2, 1, 0, 1, 0, 0 }, /* FCC2 MII TX_ER */
|
||||||
|
/* PB30 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_DV */
|
||||||
|
/* PB29 */ { CFG_FCC2, 1, 1, 1, 0, 0 }, /* FCC2 MII TX_EN */
|
||||||
|
/* PB28 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_ER */
|
||||||
|
/* PB27 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII COL */
|
||||||
|
/* PB26 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII CRS */
|
||||||
|
/* PB25 */ { CFG_FCC2, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[3] */
|
||||||
|
/* PB24 */ { CFG_FCC2, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[2] */
|
||||||
|
/* PB23 */ { CFG_FCC2, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[1] */
|
||||||
|
/* PB22 */ { CFG_FCC2, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[0] */
|
||||||
|
/* PB21 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[0] */
|
||||||
|
/* PB20 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[1] */
|
||||||
|
/* PB19 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[2] */
|
||||||
|
/* PB18 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[3] */
|
||||||
|
/* PB17 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:RX_DIV */
|
||||||
|
/* PB16 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:RX_ERR */
|
||||||
|
/* PB15 */ { CFG_FCC3, 1, 0, 1, 0, 0 }, /* FCC3:TX_ERR */
|
||||||
|
/* PB14 */ { CFG_FCC3, 1, 0, 1, 0, 0 }, /* FCC3:TX_EN */
|
||||||
|
/* PB13 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:COL */
|
||||||
|
/* PB12 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:CRS */
|
||||||
|
/* PB11 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:RXD */
|
||||||
|
/* PB10 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:RXD */
|
||||||
|
/* PB9 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:RXD */
|
||||||
|
/* PB8 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* FCC3:RXD */
|
||||||
|
/* PB7 */ { 0, 0, 0, 0, 0, 0 }, /* PB7 */
|
||||||
|
/* PB6 */ { CFG_FCC3, 1, 0, 1, 0, 0 }, /* FCC3:TXD */
|
||||||
|
/* PB5 */ { CFG_FCC3, 1, 0, 1, 0, 0 }, /* FCC3:TXD */
|
||||||
|
/* PB4 */ { CFG_FCC3, 1, 0, 1, 0, 0 }, /* FCC3:TXD */
|
||||||
|
/* PB3 */ { 0, 0, 0, 0, 0, 0 }, /* non-existent */
|
||||||
|
/* PB2 */ { 0, 0, 0, 0, 0, 0 }, /* non-existent */
|
||||||
|
/* PB1 */ { 0, 0, 0, 0, 0, 0 }, /* non-existent */
|
||||||
|
/* PB0 */ { 0, 0, 0, 0, 0, 0 } /* non-existent */
|
||||||
|
},
|
||||||
|
|
||||||
|
/* Port C */
|
||||||
|
{ /* conf ppar psor pdir podr pdat */
|
||||||
|
/* PC31 */ { 0, 0, 0, 0, 0, 0 }, /* PC31 */
|
||||||
|
/* PC30 */ { 0, 0, 0, 0, 0, 0 }, /* PC30 */
|
||||||
|
/* PC29 */ { 1, 1, 1, 0, 0, 0 }, /* SCC1 CTS# */
|
||||||
|
/* PC28 */ { 0, 0, 0, 0, 0, 0 }, /* PC28 */
|
||||||
|
/* PC27 */ { CFG_FCC3, 1, 0, 1, 0, 0 }, /* FCC3: TXD[0] */
|
||||||
|
/* PC26 */ { 0, 0, 0, 0, 0, 0 }, /* PC26 */
|
||||||
|
/* PC25 */ { 0, 0, 0, 0, 0, 0 }, /* PC25 */
|
||||||
|
/* PC24 */ { 0, 0, 0, 0, 0, 0 }, /* PC24 */
|
||||||
|
/* PC23 */ { 0, 0, 0, 0, 0, 0 }, /* PC23 */
|
||||||
|
/* PC22 */ { 0, 0, 0, 0, 0, 0 }, /* PC22 */
|
||||||
|
/* PC21 */ { 0, 0, 0, 0, 0, 0 }, /* PC21 */
|
||||||
|
/* PC20 */ { 0, 0, 0, 0, 0, 0 }, /* PC20 */
|
||||||
|
/* PC19 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* RxClk (CLK13) */
|
||||||
|
/* PC18 */ { CFG_FCC2, 1, 0, 0, 0, 0 }, /* TxClk (CLK14) */
|
||||||
|
/* PC17 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* RxClk (CLK15) */
|
||||||
|
/* PC16 */ { CFG_FCC3, 1, 0, 0, 0, 0 }, /* TxClk (CLK16) */
|
||||||
|
/* PC15 */ { 0, 0, 0, 0, 0, 0 }, /* PC15 */
|
||||||
|
/* PC14 */ { 1, 1, 0, 0, 0, 0 }, /* SCC1 CD# */
|
||||||
|
/* PC13 */ { 1, 1, 0, 0, 0, 0 }, /* SCC2 CTS# */
|
||||||
|
/* PC12 */ { 1, 1, 0, 0, 0, 0 }, /* SCC2 CD# */
|
||||||
|
/* PC11 */ { 0, 0, 0, 0, 0, 0 }, /* PC11 */
|
||||||
|
/* PC10 */ { 1, 1, 0, 0, 0, 0 }, /* SCC3 CD# */
|
||||||
|
/* PC9 */ { 0, 0, 0, 0, 0, 0 }, /* PC9 */
|
||||||
|
/* PC8 */ { 1, 1, 1, 0, 0, 0 }, /* SCC3 CTS# */
|
||||||
|
/* PC7 */ { 0, 0, 0, 0, 0, 0 }, /* PC7 */
|
||||||
|
/* PC6 */ { 0, 0, 0, 0, 0, 0 }, /* PC6 */
|
||||||
|
/* PC5 */ { 0, 0, 0, 0, 0, 0 }, /* PC5 */
|
||||||
|
/* PC4 */ { 0, 0, 0, 0, 0, 0 }, /* PC4 */
|
||||||
|
/* PC3 */ { 0, 0, 0, 0, 0, 0 }, /* PC3 */
|
||||||
|
/* PC2 */ { 0, 0, 0, 0, 0, 0 }, /* PC2 */
|
||||||
|
/* PC1 */ { 0, 0, 0, 0, 0, 0 }, /* PC1 */
|
||||||
|
/* PC0 */ { 0, 0, 0, 0, 0, 0 }, /* PC0 */
|
||||||
|
},
|
||||||
|
|
||||||
|
/* Port D */
|
||||||
|
{ /* conf ppar psor pdir podr pdat */
|
||||||
|
/* PD31 */ { 1, 1, 0, 0, 0, 0 }, /* SCC1 RXD */
|
||||||
|
/* PD30 */ { 1, 1, 1, 1, 0, 1 }, /* SCC1 TXD */
|
||||||
|
/* PD29 */ { 1, 1, 0, 1, 0, 0 }, /* SCC1 RTS# */
|
||||||
|
/* PD28 */ { 1, 1, 0, 0, 0, 0 }, /* SCC2 RXD */
|
||||||
|
/* PD27 */ { 1, 1, 0, 1, 0, 0 }, /* SCC2 TXD */
|
||||||
|
/* PD26 */ { 1, 1, 0, 1, 0, 0 }, /* SCC2 RTS# */
|
||||||
|
/* PD25 */ { 1, 1, 0, 0, 0, 0 }, /* SCC3 RXD */
|
||||||
|
/* PD24 */ { 1, 1, 0, 1, 0, 0 }, /* SCC3 TXD */
|
||||||
|
/* PD23 */ { 1, 1, 0, 1, 0, 0 }, /* SCC3 RTS# */
|
||||||
|
/* PD22 */ { 0, 0, 0, 0, 0, 1 }, /* PD22 */
|
||||||
|
/* PD21 */ { 0, 0, 0, 0, 0, 1 }, /* PD21 */
|
||||||
|
/* PD20 */ { 0, 0, 0, 0, 0, 1 }, /* PD20 */
|
||||||
|
/* PD19 */ { 0, 0, 0, 0, 0, 1 }, /* PD19 */
|
||||||
|
/* PD18 */ { 0, 0, 0, 0, 0, 1 }, /* PD18 */
|
||||||
|
/* PD17 */ { 0, 0, 0, 0, 0, 1 }, /* PD17 */
|
||||||
|
/* PD16 */ { 0, 0, 0, 0, 0, 1 }, /* PD16 */
|
||||||
|
/* PD15 */ { 1, 1, 1, 0, 1, 1 }, /* I2C SDA */
|
||||||
|
/* PD14 */ { 1, 1, 1, 0, 1, 1 }, /* I2C SCL */
|
||||||
|
/* PD13 */ { 0, 0, 0, 0, 0, 1 }, /* PD13 */
|
||||||
|
/* PD12 */ { 0, 0, 0, 0, 0, 1 }, /* PD12 */
|
||||||
|
/* PD11 */ { 0, 0, 0, 0, 0, 1 }, /* PD11 */
|
||||||
|
/* PD10 */ { 0, 0, 0, 0, 0, 1 }, /* PD10 */
|
||||||
|
/* PD9 */ { 1, 1, 0, 1, 0, 1 }, /* SMC1 TxD */
|
||||||
|
/* PD8 */ { 1, 1, 0, 0, 0, 1 }, /* SMC1 RxD */
|
||||||
|
/* PD7 */ { 1, 1, 0, 0, 0, 1 }, /* SMC1 SMSYN */
|
||||||
|
/* PD6 */ { 0, 0, 0, 0, 0, 1 }, /* PD6 */
|
||||||
|
/* PD5 */ { 0, 0, 0, 0, 0, 1 }, /* PD5 */
|
||||||
|
/* PD4 */ { 0, 0, 0, 0, 0, 1 }, /* PD4 */
|
||||||
|
/* PD3 */ { 0, 0, 0, 0, 0, 0 }, /* non-existent */
|
||||||
|
/* PD2 */ { 0, 0, 0, 0, 0, 0 }, /* non-existent */
|
||||||
|
/* PD1 */ { 0, 0, 0, 0, 0, 0 }, /* non-existent */
|
||||||
|
/* PD0 */ { 0, 0, 0, 0, 0, 0 } /* non-existent */
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
|
#ifdef CONFIG_PCI
|
||||||
|
typedef struct pci_ic_s {
|
||||||
|
unsigned long pci_int_stat;
|
||||||
|
unsigned long pci_int_mask;
|
||||||
|
}pci_ic_t;
|
||||||
|
#endif
|
||||||
|
|
||||||
|
int board_early_init_f (void)
|
||||||
|
{
|
||||||
|
vu_char *bcsr = (vu_char *)CFG_BCSR;
|
||||||
|
|
||||||
|
bcsr[4] |= 0x30; /* Turn the LEDs off */
|
||||||
|
|
||||||
|
#if defined(CONFIG_CONS_ON_SMC) || defined(CONFIG_KGDB_ON_SMC)
|
||||||
|
bcsr[6] |= 0x10;
|
||||||
|
#endif
|
||||||
|
#if defined(CONFIG_CONS_ON_SCC) || defined(CONFIG_KGDB_ON_SCC)
|
||||||
|
bcsr[7] |= 0x10;
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#if CFG_FCC3
|
||||||
|
bcsr[8] |= 0xC0;
|
||||||
|
#endif /* CFG_FCC3 */
|
||||||
|
#if CFG_FCC2
|
||||||
|
bcsr[8] |= 0x30;
|
||||||
|
#endif /* CFG_FCC2 */
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
long int initdram(int board_type)
|
||||||
|
{
|
||||||
|
/* Size in MB of SDRAM populated on board*/
|
||||||
|
long int msize = 256;
|
||||||
|
|
||||||
|
#ifndef CFG_RAMBOOT
|
||||||
|
volatile immap_t *immap = (immap_t *)CFG_IMMR;
|
||||||
|
volatile memctl8260_t *memctl = &immap->im_memctl;
|
||||||
|
vu_char *ramaddr = (vu_char *)CFG_SDRAM_BASE;
|
||||||
|
uchar c = 0xFF;
|
||||||
|
uint psdmr = CFG_PSDMR;
|
||||||
|
int i;
|
||||||
|
|
||||||
|
unsigned char ramtmp;
|
||||||
|
unsigned char *ramptr1 = (unsigned char *)0x00000110;
|
||||||
|
|
||||||
|
memctl->memc_mptpr = CFG_MPTPR;
|
||||||
|
|
||||||
|
udelay(400);
|
||||||
|
|
||||||
|
/* Initialise 60x bus SDRAM */
|
||||||
|
memctl->memc_psrt = CFG_PSRT;
|
||||||
|
memctl->memc_or1 = CFG_SDRAM_OR;
|
||||||
|
memctl->memc_br1 = CFG_SDRAM_BR;
|
||||||
|
memctl->memc_psdmr = psdmr;
|
||||||
|
|
||||||
|
udelay(400);
|
||||||
|
|
||||||
|
memctl->memc_psdmr = psdmr | PSDMR_OP_PREA; /* Precharge all banks */
|
||||||
|
ramtmp = *ramptr1;
|
||||||
|
memctl->memc_psdmr = psdmr | PSDMR_OP_CBRR; /* CBR refresh */
|
||||||
|
for (i = 0; i < 8; i++) {
|
||||||
|
memctl->memc_psdmr = psdmr | PSDMR_OP_CBRR; /* CBR refresh */
|
||||||
|
}
|
||||||
|
ramtmp = *ramptr1;
|
||||||
|
memctl->memc_psdmr = psdmr | PSDMR_OP_MRW; /* Mode Register write */
|
||||||
|
*ramptr1 = 0xFF;
|
||||||
|
memctl->memc_psdmr = psdmr | PSDMR_RFEN; /* Refresh enable */
|
||||||
|
#endif /* !CFG_RAMBOOT */
|
||||||
|
|
||||||
|
/* Return total 60x bus SDRAM size */
|
||||||
|
return msize * 1024 * 1024;
|
||||||
|
}
|
||||||
|
|
||||||
|
int checkboard(void)
|
||||||
|
{
|
||||||
|
vu_char *bcsr = (vu_char *)CFG_BCSR;
|
||||||
|
|
||||||
|
puts("Board: ");
|
||||||
|
switch (bcsr[0]) {
|
||||||
|
case 0x0A:
|
||||||
|
printf("EP82xxM 1.0 CPLD revision %d\n", bcsr[1]);
|
||||||
|
break;
|
||||||
|
default:
|
||||||
|
printf("unknown: ID=%02X\n", bcsr[0]);
|
||||||
|
}
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
#ifdef CONFIG_PCI
|
||||||
|
struct pci_controller hose;
|
||||||
|
|
||||||
|
extern void pci_mpc8250_init(struct pci_controller *);
|
||||||
|
|
||||||
|
void pci_init_board(void)
|
||||||
|
{
|
||||||
|
pci_mpc8250_init(&hose);
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
@ -0,0 +1,125 @@
|
||||||
|
/*
|
||||||
|
* (C) Copyright 2001
|
||||||
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||||||
|
*
|
||||||
|
* Modified by Yuli Barcohen <yuli@arabellasw.com>
|
||||||
|
*
|
||||||
|
* See file CREDITS for list of people who contributed to this
|
||||||
|
* project.
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as
|
||||||
|
* published by the Free Software Foundation; either version 2 of
|
||||||
|
* the License, or (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope that it will be useful,
|
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
* GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License
|
||||||
|
* along with this program; if not, write to the Free Software
|
||||||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||||
|
* MA 02111-1307 USA
|
||||||
|
*/
|
||||||
|
|
||||||
|
OUTPUT_ARCH(powerpc)
|
||||||
|
SECTIONS
|
||||||
|
{
|
||||||
|
/* Read-only sections, merged into text segment: */
|
||||||
|
. = + SIZEOF_HEADERS;
|
||||||
|
.interp : { *(.interp) }
|
||||||
|
.hash : { *(.hash) }
|
||||||
|
.dynsym : { *(.dynsym) }
|
||||||
|
.dynstr : { *(.dynstr) }
|
||||||
|
.rel.text : { *(.rel.text) }
|
||||||
|
.rela.text : { *(.rela.text) }
|
||||||
|
.rel.data : { *(.rel.data) }
|
||||||
|
.rela.data : { *(.rela.data) }
|
||||||
|
.rel.rodata : { *(.rel.rodata) }
|
||||||
|
.rela.rodata : { *(.rela.rodata) }
|
||||||
|
.rel.got : { *(.rel.got) }
|
||||||
|
.rela.got : { *(.rela.got) }
|
||||||
|
.rel.ctors : { *(.rel.ctors) }
|
||||||
|
.rela.ctors : { *(.rela.ctors) }
|
||||||
|
.rel.dtors : { *(.rel.dtors) }
|
||||||
|
.rela.dtors : { *(.rela.dtors) }
|
||||||
|
.rel.bss : { *(.rel.bss) }
|
||||||
|
.rela.bss : { *(.rela.bss) }
|
||||||
|
.rel.plt : { *(.rel.plt) }
|
||||||
|
.rela.plt : { *(.rela.plt) }
|
||||||
|
.init : { *(.init) }
|
||||||
|
.plt : { *(.plt) }
|
||||||
|
.text :
|
||||||
|
{
|
||||||
|
cpu/mpc8260/start.o (.text)
|
||||||
|
*(.text)
|
||||||
|
*(.fixup)
|
||||||
|
*(.got1)
|
||||||
|
. = ALIGN(16);
|
||||||
|
*(.rodata)
|
||||||
|
*(.rodata1)
|
||||||
|
*(.rodata.str1.4)
|
||||||
|
*(.eh_frame)
|
||||||
|
}
|
||||||
|
.fini : { *(.fini) } =0
|
||||||
|
.ctors : { *(.ctors) }
|
||||||
|
.dtors : { *(.dtors) }
|
||||||
|
|
||||||
|
/* Read-write section, merged into data segment: */
|
||||||
|
. = (. + 0x0FFF) & 0xFFFFF000;
|
||||||
|
_erotext = .;
|
||||||
|
PROVIDE (erotext = .);
|
||||||
|
.reloc :
|
||||||
|
{
|
||||||
|
*(.got)
|
||||||
|
_GOT2_TABLE_ = .;
|
||||||
|
*(.got2)
|
||||||
|
_FIXUP_TABLE_ = .;
|
||||||
|
*(.fixup)
|
||||||
|
}
|
||||||
|
__got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >> 2;
|
||||||
|
__fixup_entries = (. - _FIXUP_TABLE_) >> 2;
|
||||||
|
|
||||||
|
.data :
|
||||||
|
{
|
||||||
|
*(.data)
|
||||||
|
*(.data1)
|
||||||
|
*(.sdata)
|
||||||
|
*(.sdata2)
|
||||||
|
*(.dynamic)
|
||||||
|
CONSTRUCTORS
|
||||||
|
}
|
||||||
|
_edata = .;
|
||||||
|
PROVIDE (edata = .);
|
||||||
|
|
||||||
|
. = .;
|
||||||
|
__u_boot_cmd_start = .;
|
||||||
|
.u_boot_cmd : { *(.u_boot_cmd) }
|
||||||
|
__u_boot_cmd_end = .;
|
||||||
|
|
||||||
|
|
||||||
|
. = .;
|
||||||
|
__start___ex_table = .;
|
||||||
|
__ex_table : { *(__ex_table) }
|
||||||
|
__stop___ex_table = .;
|
||||||
|
|
||||||
|
. = ALIGN(4096);
|
||||||
|
__init_begin = .;
|
||||||
|
.text.init : { *(.text.init) }
|
||||||
|
.data.init : { *(.data.init) }
|
||||||
|
. = ALIGN(4096);
|
||||||
|
__init_end = .;
|
||||||
|
|
||||||
|
__bss_start = .;
|
||||||
|
.bss :
|
||||||
|
{
|
||||||
|
*(.sbss) *(.scommon)
|
||||||
|
*(.dynbss)
|
||||||
|
*(.bss)
|
||||||
|
*(COMMON)
|
||||||
|
}
|
||||||
|
_end = . ;
|
||||||
|
PROVIDE (end = .);
|
||||||
|
}
|
||||||
|
ENTRY(_start)
|
||||||
|
|
@ -0,0 +1,395 @@
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2006 Embedded Planet, LLC.
|
||||||
|
*
|
||||||
|
* U-Boot configuration for Embedded Planet EP82xxM boards.
|
||||||
|
*
|
||||||
|
* See file CREDITS for list of people who contributed to this
|
||||||
|
* project.
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as
|
||||||
|
* published by the Free Software Foundation; either version 2 of
|
||||||
|
* the License, or (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope that it will be useful,
|
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
* GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License
|
||||||
|
* along with this program; if not, write to the Free Software
|
||||||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||||
|
* MA 02111-1307 USA
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __CONFIG_H
|
||||||
|
#define __CONFIG_H
|
||||||
|
|
||||||
|
#define CONFIG_MPC8260
|
||||||
|
#define CPU_ID_STR "MPC8270"
|
||||||
|
|
||||||
|
#define CONFIG_EP82XXM /* Embedded Planet EP82xxM H 1.0 board /*
|
||||||
|
/* 256MB SDRAM / 64MB FLASH */
|
||||||
|
|
||||||
|
#undef DEBUG
|
||||||
|
|
||||||
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
|
||||||
|
|
||||||
|
/* Allow serial number (serial#) and MAC address (ethaddr) to be overwritten */
|
||||||
|
#define CONFIG_ENV_OVERWRITE
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Select serial console configuration
|
||||||
|
*
|
||||||
|
* If either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
|
||||||
|
* CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
|
||||||
|
* for SCC).
|
||||||
|
*/
|
||||||
|
#define CONFIG_CONS_ON_SMC /* Console is on SMC */
|
||||||
|
#undef CONFIG_CONS_ON_SCC /* It's not on SCC */
|
||||||
|
#undef CONFIG_CONS_NONE /* It's not on external UART */
|
||||||
|
#define CONFIG_CONS_INDEX 1 /* SMC1 is used for console */
|
||||||
|
|
||||||
|
#define CFG_BCSR 0xFA000000
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Select ethernet configuration
|
||||||
|
*
|
||||||
|
* If either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected,
|
||||||
|
* then CONFIG_ETHER_INDEX must be set to the channel number (1-4 for
|
||||||
|
* SCC, 1-3 for FCC)
|
||||||
|
*
|
||||||
|
* If CONFIG_ETHER_NONE is defined, then either the ethernet routines
|
||||||
|
* must be defined elsewhere (as for the console), or CFG_CMD_NET must
|
||||||
|
* be removed from CONFIG_COMMANDS to remove support for networking.
|
||||||
|
*/
|
||||||
|
#undef CONFIG_ETHER_ON_SCC /* Ethernet is not on SCC */
|
||||||
|
#define CONFIG_ETHER_ON_FCC /* Ethernet is on FCC */
|
||||||
|
#undef CONFIG_ETHER_NONE /* No external Ethernet */
|
||||||
|
|
||||||
|
#define CONFIG_NET_MULTI
|
||||||
|
|
||||||
|
#define CONFIG_ETHER_ON_FCC2
|
||||||
|
#define CONFIG_ETHER_ON_FCC3
|
||||||
|
|
||||||
|
#define CFG_CMXFCR_MASK3 (CMXFCR_FC3 | CMXFCR_RF3CS_MSK | CMXFCR_TF3CS_MSK)
|
||||||
|
#define CFG_CMXFCR_VALUE3 (CMXFCR_RF3CS_CLK15 | CMXFCR_TF3CS_CLK16)
|
||||||
|
#define CFG_CMXFCR_MASK2 (CMXFCR_FC2 | CMXFCR_RF2CS_MSK | CMXFCR_TF2CS_MSK)
|
||||||
|
#define CFG_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK13 | CMXFCR_TF2CS_CLK14)
|
||||||
|
|
||||||
|
#define CFG_CPMFCR_RAMTYPE 0
|
||||||
|
#define CFG_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
|
||||||
|
|
||||||
|
#define CONFIG_MII /* MII PHY management */
|
||||||
|
#define CONFIG_BITBANGMII /* Bit-banged MDIO interface */
|
||||||
|
|
||||||
|
/*
|
||||||
|
* GPIO pins used for bit-banged MII communications
|
||||||
|
*/
|
||||||
|
#define MDIO_PORT 0 /* Not used - implemented in BCSR */
|
||||||
|
#define MDIO_ACTIVE (*(vu_char *)(CFG_BCSR + 8) &= 0xFB)
|
||||||
|
#define MDIO_TRISTATE (*(vu_char *)(CFG_BCSR + 8) |= 0x04)
|
||||||
|
#define MDIO_READ (*(vu_char *)(CFG_BCSR + 8) & 1)
|
||||||
|
|
||||||
|
#define MDIO(bit) if(bit) *(vu_char *)(CFG_BCSR + 8) |= 0x01; \
|
||||||
|
else *(vu_char *)(CFG_BCSR + 8) &= 0xFE
|
||||||
|
|
||||||
|
#define MDC(bit) if(bit) *(vu_char *)(CFG_BCSR + 8) |= 0x02; \
|
||||||
|
else *(vu_char *)(CFG_BCSR + 8) &= 0xFD
|
||||||
|
|
||||||
|
#define MIIDELAY udelay(1)
|
||||||
|
|
||||||
|
|
||||||
|
#ifndef CONFIG_8260_CLKIN
|
||||||
|
#define CONFIG_8260_CLKIN 66000000 /* in Hz */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#define CONFIG_BAUDRATE 115200
|
||||||
|
|
||||||
|
#define CFG_VXWORKS_MAC_PTR 0x4300 /* Pass Ethernet MAC to VxWorks */
|
||||||
|
|
||||||
|
#define CONFIG_COMMANDS (CONFIG_CMD_DFL \
|
||||||
|
| CFG_CMD_DHCP \
|
||||||
|
| CFG_CMD_ECHO \
|
||||||
|
| CFG_CMD_I2C \
|
||||||
|
| CFG_CMD_IMMAP \
|
||||||
|
| CFG_CMD_MII \
|
||||||
|
| CFG_CMD_PING \
|
||||||
|
| CFG_CMD_DATE \
|
||||||
|
| CFG_CMD_DTT \
|
||||||
|
| CFG_CMD_EEPROM \
|
||||||
|
| CFG_CMD_PCI \
|
||||||
|
| CFG_CMD_DIAG \
|
||||||
|
)
|
||||||
|
|
||||||
|
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
||||||
|
#include <cmd_confdefs.h>
|
||||||
|
|
||||||
|
#define CONFIG_ETHADDR 00:10:EC:00:88:65
|
||||||
|
#define CONFIG_HAS_ETH1
|
||||||
|
#define CONFIG_ETH1ADDR 00:10:EC:80:88:65
|
||||||
|
#define CONFIG_IPADDR 10.0.0.245
|
||||||
|
#define CONFIG_HOSTNAME EP82xxM
|
||||||
|
#define CONFIG_SERVERIP 10.0.0.26
|
||||||
|
#define CONFIG_GATEWAYIP 10.0.0.1
|
||||||
|
#define CONFIG_NETMASK 255.255.255.0
|
||||||
|
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
||||||
|
#define CFG_ENV_IN_OWN_SECT 1
|
||||||
|
#define CFG_AUTO_COMPLETE
|
||||||
|
#define CONFIG_EXTRA_ENV_SETTINGS "ethprime=FCC3 ETHERNET"
|
||||||
|
|
||||||
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||||||
|
#undef CONFIG_KGDB_ON_SMC /* define if kgdb on SMC */
|
||||||
|
#define CONFIG_KGDB_ON_SCC /* define if kgdb on SCC */
|
||||||
|
#undef CONFIG_KGDB_NONE /* define if kgdb on something else */
|
||||||
|
#define CONFIG_KGDB_INDEX 1 /* which serial channel for kgdb */
|
||||||
|
#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port at */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#define CONFIG_BZIP2 /* include support for bzip2 compressed images */
|
||||||
|
#undef CONFIG_WATCHDOG /* disable platform specific watchdog */
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Miscellaneous configurable options
|
||||||
|
*/
|
||||||
|
#define CFG_HUSH_PARSER
|
||||||
|
#define CFG_PROMPT_HUSH_PS2 "> "
|
||||||
|
#define CFG_LONGHELP /* undef to save memory */
|
||||||
|
#define CFG_PROMPT "ep82xxm=> " /* Monitor Command Prompt */
|
||||||
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||||||
|
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
||||||
|
#else
|
||||||
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
||||||
|
#endif
|
||||||
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
||||||
|
#define CFG_MAXARGS 16 /* max number of command args */
|
||||||
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
||||||
|
|
||||||
|
#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
|
||||||
|
#define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
|
||||||
|
|
||||||
|
#define CFG_LOAD_ADDR 0x100000 /* default load address */
|
||||||
|
|
||||||
|
#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
|
||||||
|
|
||||||
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
|
||||||
|
|
||||||
|
/*-----------------------------------------------------------------------
|
||||||
|
* Environment
|
||||||
|
*----------------------------------------------------------------------*/
|
||||||
|
/*
|
||||||
|
* Define here the location of the environment variables (FLASH or EEPROM).
|
||||||
|
* Note: DENX encourages to use redundant environment in FLASH.
|
||||||
|
*/
|
||||||
|
#if 1
|
||||||
|
#define CFG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
|
||||||
|
#else
|
||||||
|
#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*-----------------------------------------------------------------------
|
||||||
|
* FLASH related
|
||||||
|
*----------------------------------------------------------------------*/
|
||||||
|
#define CFG_FLASH_BASE 0xFC000000
|
||||||
|
#define CFG_FLASH_CFI
|
||||||
|
#define CFG_FLASH_CFI_DRIVER
|
||||||
|
#define CFG_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||||
|
#define CFG_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||||
|
#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector in flinfo */
|
||||||
|
|
||||||
|
#ifdef CFG_ENV_IS_IN_FLASH
|
||||||
|
#define CFG_ENV_SECT_SIZE 0x20000
|
||||||
|
#define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN)
|
||||||
|
#endif /* CFG_ENV_IS_IN_FLASH */
|
||||||
|
|
||||||
|
/*-----------------------------------------------------------------------
|
||||||
|
* I2C
|
||||||
|
*----------------------------------------------------------------------*/
|
||||||
|
/* EEPROM Configuration */
|
||||||
|
#define CFG_EEPROM_SIZE 0x1000
|
||||||
|
#define CFG_I2C_EEPROM_ADDR 0x54
|
||||||
|
#define CFG_I2C_EEPROM_ADDR_LEN 1
|
||||||
|
#define CFG_EEPROM_PAGE_WRITE_BITS 3
|
||||||
|
#define CFG_EEPROM_PAGE_WRITE_ENABLE
|
||||||
|
#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10
|
||||||
|
|
||||||
|
#ifdef CFG_ENV_IS_IN_EEPROM
|
||||||
|
#define CFG_ENV_SIZE 0x200 /* Size of Environment vars */
|
||||||
|
#define CFG_ENV_OFFSET 0x0
|
||||||
|
#endif /* CFG_ENV_IS_IN_EEPROM */
|
||||||
|
|
||||||
|
/* RTC Configuration */
|
||||||
|
#define CONFIG_RTC_M41T11 1 /* uses a M41T81 */
|
||||||
|
#define CFG_I2C_RTC_ADDR 0x68
|
||||||
|
#define CONFIG_M41T11_BASE_YEAR 1900
|
||||||
|
|
||||||
|
/* I2C SYSMON (LM75) */
|
||||||
|
#define CONFIG_DTT_LM75 1
|
||||||
|
#define CONFIG_DTT_SENSORS {0}
|
||||||
|
#define CFG_DTT_MAX_TEMP 70
|
||||||
|
#define CFG_DTT_LOW_TEMP -30
|
||||||
|
#define CFG_DTT_HYSTERESIS 3
|
||||||
|
|
||||||
|
/*-----------------------------------------------------------------------
|
||||||
|
* NVRAM Configuration
|
||||||
|
*-----------------------------------------------------------------------
|
||||||
|
*/
|
||||||
|
#define CFG_NVRAM_BASE_ADDR 0xFA080000
|
||||||
|
#define CFG_NVRAM_SIZE (128*1024)-16
|
||||||
|
|
||||||
|
|
||||||
|
/*-----------------------------------------------------------------------
|
||||||
|
* PCI stuff
|
||||||
|
*-----------------------------------------------------------------------
|
||||||
|
*/
|
||||||
|
/* General PCI */
|
||||||
|
#define CONFIG_PCI /* include pci support */
|
||||||
|
#define CONFIG_PCI_PNP /* do pci plug-and-play */
|
||||||
|
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
||||||
|
#define CONFIG_PCI_BOOTDELAY 0
|
||||||
|
|
||||||
|
/* PCI Memory map (if different from default map */
|
||||||
|
#define CFG_PCI_SLV_MEM_LOCAL CFG_SDRAM_BASE /* Local base */
|
||||||
|
#define CFG_PCI_SLV_MEM_BUS 0x00000000 /* PCI base */
|
||||||
|
#define CFG_PICMR0_MASK_ATTRIB (PICMR_MASK_512MB | PICMR_ENABLE | \
|
||||||
|
PICMR_PREFETCH_EN)
|
||||||
|
|
||||||
|
/*
|
||||||
|
* These are the windows that allow the CPU to access PCI address space.
|
||||||
|
* All three PCI master windows, which allow the CPU to access PCI
|
||||||
|
* prefetch, non prefetch, and IO space (see below), must all fit within
|
||||||
|
* these windows.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Master window that allows the CPU to access PCI Memory (prefetch).
|
||||||
|
* This window will be setup with the second set of Outbound ATU registers
|
||||||
|
* in the bridge.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CFG_PCI_MSTR_MEM_LOCAL 0x80000000 /* Local base */
|
||||||
|
#define CFG_PCI_MSTR_MEM_BUS 0x80000000 /* PCI base */
|
||||||
|
#define CFG_CPU_PCI_MEM_START PCI_MSTR_MEM_LOCAL
|
||||||
|
#define CFG_PCI_MSTR_MEM_SIZE 0x20000000 /* 512MB */
|
||||||
|
#define CFG_POCMR0_MASK_ATTRIB (POCMR_MASK_512MB | POCMR_ENABLE | POCMR_PREFETCH_EN)
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Master window that allows the CPU to access PCI Memory (non-prefetch).
|
||||||
|
* This window will be setup with the second set of Outbound ATU registers
|
||||||
|
* in the bridge.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CFG_PCI_MSTR_MEMIO_LOCAL 0xA0000000 /* Local base */
|
||||||
|
#define CFG_PCI_MSTR_MEMIO_BUS 0xA0000000 /* PCI base */
|
||||||
|
#define CFG_CPU_PCI_MEMIO_START PCI_MSTR_MEMIO_LOCAL
|
||||||
|
#define CFG_PCI_MSTR_MEMIO_SIZE 0x20000000 /* 512MB */
|
||||||
|
#define CFG_POCMR1_MASK_ATTRIB (POCMR_MASK_512MB | POCMR_ENABLE)
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Master window that allows the CPU to access PCI IO space.
|
||||||
|
* This window will be setup with the first set of Outbound ATU registers
|
||||||
|
* in the bridge.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CFG_PCI_MSTR_IO_LOCAL 0xF6000000 /* Local base */
|
||||||
|
#define CFG_PCI_MSTR_IO_BUS 0x00000000 /* PCI base */
|
||||||
|
#define CFG_CPU_PCI_IO_START PCI_MSTR_IO_LOCAL
|
||||||
|
#define CFG_PCI_MSTR_IO_SIZE 0x02000000 /* 64MB */
|
||||||
|
#define CFG_POCMR2_MASK_ATTRIB (POCMR_MASK_32MB | POCMR_ENABLE | POCMR_PCI_IO)
|
||||||
|
|
||||||
|
|
||||||
|
/* PCIBR0 - for PCI IO*/
|
||||||
|
#define CFG_PCI_MSTR0_LOCAL CFG_PCI_MSTR_IO_LOCAL /* Local base */
|
||||||
|
#define CFG_PCIMSK0_MASK ~(CFG_PCI_MSTR_IO_SIZE - 1U) /* Size of window */
|
||||||
|
/* PCIBR1 - prefetch and non-prefetch regions joined together */
|
||||||
|
#define CFG_PCI_MSTR1_LOCAL CFG_PCI_MSTR_MEM_LOCAL
|
||||||
|
#define CFG_PCIMSK1_MASK ~(CFG_PCI_MSTR_MEM_SIZE + CFG_PCI_MSTR_MEMIO_SIZE - 1U)
|
||||||
|
|
||||||
|
|
||||||
|
#define CFG_DIRECT_FLASH_TFTP
|
||||||
|
|
||||||
|
#if (CONFIG_COMMANDS & CFG_CMD_JFFS2)
|
||||||
|
#define CFG_JFFS2_FIRST_BANK 0
|
||||||
|
#define CFG_JFFS2_NUM_BANKS CFG_MAX_FLASH_BANKS
|
||||||
|
#define CFG_JFFS2_FIRST_SECTOR 0
|
||||||
|
#define CFG_JFFS2_LAST_SECTOR 62
|
||||||
|
#define CFG_JFFS2_SORT_FRAGMENTS
|
||||||
|
#define CFG_JFFS_CUSTOM_PART
|
||||||
|
#endif /* CFG_CMD_JFFS2 */
|
||||||
|
|
||||||
|
#if (CONFIG_COMMANDS & CFG_CMD_I2C)
|
||||||
|
#define CONFIG_HARD_I2C 1 /* To enable I2C support */
|
||||||
|
#define CFG_I2C_SPEED 100000 /* I2C speed */
|
||||||
|
#define CFG_I2C_SLAVE 0x7F /* I2C slave address */
|
||||||
|
#endif /* CFG_CMD_I2C */
|
||||||
|
|
||||||
|
#define CFG_MONITOR_BASE TEXT_BASE
|
||||||
|
#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
|
||||||
|
#define CFG_RAMBOOT
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#define CFG_MONITOR_LEN (512 << 10) /* Reserve 256KB for Monitor */
|
||||||
|
|
||||||
|
#define CFG_DEFAULT_IMMR 0x00010000
|
||||||
|
#define CFG_IMMR 0xF0000000
|
||||||
|
|
||||||
|
#define CFG_INIT_RAM_ADDR CFG_IMMR
|
||||||
|
#define CFG_INIT_RAM_END 0x2000 /* End of used area in DPRAM */
|
||||||
|
#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
|
||||||
|
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
||||||
|
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
|
||||||
|
|
||||||
|
|
||||||
|
/* Hard reset configuration word */
|
||||||
|
#define CFG_HRCW_MASTER 0 /*0x1C800641*/ /* Not used - provided by CPLD */
|
||||||
|
/* No slaves */
|
||||||
|
#define CFG_HRCW_SLAVE1 0
|
||||||
|
#define CFG_HRCW_SLAVE2 0
|
||||||
|
#define CFG_HRCW_SLAVE3 0
|
||||||
|
#define CFG_HRCW_SLAVE4 0
|
||||||
|
#define CFG_HRCW_SLAVE5 0
|
||||||
|
#define CFG_HRCW_SLAVE6 0
|
||||||
|
#define CFG_HRCW_SLAVE7 0
|
||||||
|
|
||||||
|
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
||||||
|
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
||||||
|
|
||||||
|
#define CFG_MALLOC_LEN (4096 << 10) /* Reserve 4 MB for malloc() */
|
||||||
|
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
||||||
|
|
||||||
|
#define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPUs */
|
||||||
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||||||
|
#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#define CFG_HID0_INIT 0
|
||||||
|
#define CFG_HID0_FINAL 0
|
||||||
|
|
||||||
|
#define CFG_HID2 0
|
||||||
|
|
||||||
|
#define CFG_SIUMCR 0x02610000
|
||||||
|
#define CFG_SYPCR 0xFFFF0689
|
||||||
|
#define CFG_BCR 0x8080E000
|
||||||
|
#define CFG_SCCR 0x00000001
|
||||||
|
|
||||||
|
#define CFG_RMR 0
|
||||||
|
#define CFG_TMCNTSC 0x000000C3
|
||||||
|
#define CFG_PISCR 0x00000083
|
||||||
|
#define CFG_RCCR 0
|
||||||
|
|
||||||
|
#define CFG_MPTPR 0x0A00
|
||||||
|
#define CFG_PSDMR 0xC432246E
|
||||||
|
#define CFG_PSRT 0x32
|
||||||
|
|
||||||
|
#define CFG_SDRAM_BASE 0x00000000
|
||||||
|
#define CFG_SDRAM_BR (CFG_SDRAM_BASE | 0x00000041)
|
||||||
|
#define CFG_SDRAM_OR 0xF0002900
|
||||||
|
|
||||||
|
#define CFG_BR0_PRELIM (CFG_FLASH_BASE | 0x00001801)
|
||||||
|
#define CFG_OR0_PRELIM 0xFC000882
|
||||||
|
#define CFG_BR4_PRELIM (CFG_BCSR | 0x00001001)
|
||||||
|
#define CFG_OR4_PRELIM 0xFFF00050
|
||||||
|
|
||||||
|
#define CFG_RESET_ADDRESS 0xFFF00100
|
||||||
|
|
||||||
|
#endif /* __CONFIG_H */
|
||||||
Loading…
Reference in New Issue