TQM85xx: Bugfix in the SDRAM initialisation
The CS0_BNDS register is now set according to the detected memory size. Signed-off-by Martin Krause <martin.krause@tqs.de>
This commit is contained in:
parent
45dee2e620
commit
518d5cfe72
|
@ -104,8 +104,10 @@ long int sdram_setup (int casl)
|
||||||
if (get_ram_size (0, ddr_cs_conf[i].size) ==
|
if (get_ram_size (0, ddr_cs_conf[i].size) ==
|
||||||
ddr_cs_conf[i].size) {
|
ddr_cs_conf[i].size) {
|
||||||
/*
|
/*
|
||||||
* OK, size detected -> all done
|
* size detected -> set Chip Select Bounds Register
|
||||||
*/
|
*/
|
||||||
|
ddr->cs0_bnds = (ddr_cs_conf[i].size - 1) >> 24;
|
||||||
|
|
||||||
return ddr_cs_conf[i].size;
|
return ddr_cs_conf[i].size;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue