USB: ehci-mx6: Fix broken IO access
To get USB working again on the i.MX6, this patch fixes a bug introduced
with commit 522b2a0
"Add proper IO accessors for mx6 usb registers.".
At that occasion, I also added the missing __iomem directive.
Cc: Marek Vasut <marex@denx.de>
CC: Fabio Estevam <festevam@gmail.com>
Signed-off-by: Wolfgang Grandegger <wg@denx.de>
This commit is contained in:
parent
feef24ee11
commit
3f29d96218
|
@ -73,7 +73,8 @@ static void usbh1_internal_phy_clock_gate(int on)
|
||||||
|
|
||||||
static void usbh1_power_config(void)
|
static void usbh1_power_config(void)
|
||||||
{
|
{
|
||||||
struct anatop_regs *anatop = (struct anatop_regs *)ANATOP_BASE_ADDR;
|
struct anatop_regs __iomem *anatop =
|
||||||
|
(struct anatop_regs __iomem *)ANATOP_BASE_ADDR;
|
||||||
/*
|
/*
|
||||||
* Some phy and power's special controls for host1
|
* Some phy and power's special controls for host1
|
||||||
* 1. The external charger detector needs to be disabled
|
* 1. The external charger detector needs to be disabled
|
||||||
|
@ -87,7 +88,7 @@ static void usbh1_power_config(void)
|
||||||
&anatop->usb2_chrg_detect);
|
&anatop->usb2_chrg_detect);
|
||||||
|
|
||||||
__raw_writel(ANADIG_USB2_PLL_480_CTRL_BYPASS,
|
__raw_writel(ANADIG_USB2_PLL_480_CTRL_BYPASS,
|
||||||
&anatop->usb2_pll_480_ctrl);
|
&anatop->usb2_pll_480_ctrl_clr);
|
||||||
|
|
||||||
__raw_writel(ANADIG_USB2_PLL_480_CTRL_ENABLE |
|
__raw_writel(ANADIG_USB2_PLL_480_CTRL_ENABLE |
|
||||||
ANADIG_USB2_PLL_480_CTRL_POWER |
|
ANADIG_USB2_PLL_480_CTRL_POWER |
|
||||||
|
|
Loading…
Reference in New Issue