arm: remove lubbock board support
Enough time has passed since this board was moved to Orphan. Remove. - Remove board/lubbock/* - Remove include/configs/lubbock.h - Cleanup defined(CONFIG_LUBBOCK) - Move the entry from boards.cfg to doc/README.scrapyard Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
This commit is contained in:
Masahiro Yamada
Tom Rini
parent
bb3aef9caa
commit
36bf57b6fb
|
|
@ -1,8 +0,0 @@
|
||||||
#
|
|
||||||
# (C) Copyright 2000-2006
|
|
||||||
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
||||||
#
|
|
||||||
# SPDX-License-Identifier: GPL-2.0+
|
|
||||||
#
|
|
||||||
|
|
||||||
obj-y := lubbock.o flash.o
|
|
||||||
|
|
@ -1,412 +0,0 @@
|
||||||
/*
|
|
||||||
* (C) Copyright 2001
|
|
||||||
* Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
|
|
||||||
*
|
|
||||||
* (C) Copyright 2001
|
|
||||||
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
||||||
*
|
|
||||||
* SPDX-License-Identifier: GPL-2.0+
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <common.h>
|
|
||||||
#include <linux/byteorder/swab.h>
|
|
||||||
|
|
||||||
|
|
||||||
flash_info_t flash_info[CONFIG_SYS_MAX_FLASH_BANKS]; /* info for FLASH chips */
|
|
||||||
|
|
||||||
/* Board support for 1 or 2 flash devices */
|
|
||||||
#define FLASH_PORT_WIDTH32
|
|
||||||
#undef FLASH_PORT_WIDTH16
|
|
||||||
|
|
||||||
#ifdef FLASH_PORT_WIDTH16
|
|
||||||
#define FLASH_PORT_WIDTH ushort
|
|
||||||
#define FLASH_PORT_WIDTHV vu_short
|
|
||||||
#define SWAP(x) __swab16(x)
|
|
||||||
#else
|
|
||||||
#define FLASH_PORT_WIDTH ulong
|
|
||||||
#define FLASH_PORT_WIDTHV vu_long
|
|
||||||
#define SWAP(x) __swab32(x)
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#define FPW FLASH_PORT_WIDTH
|
|
||||||
#define FPWV FLASH_PORT_WIDTHV
|
|
||||||
|
|
||||||
#define mb() __asm__ __volatile__ ("" : : : "memory")
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
* Functions
|
|
||||||
*/
|
|
||||||
static ulong flash_get_size (FPW *addr, flash_info_t *info);
|
|
||||||
static int write_data (flash_info_t *info, ulong dest, FPW data);
|
|
||||||
static void flash_get_offsets (ulong base, flash_info_t *info);
|
|
||||||
void inline spin_wheel (void);
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
*/
|
|
||||||
|
|
||||||
unsigned long flash_init (void)
|
|
||||||
{
|
|
||||||
int i;
|
|
||||||
ulong size = 0;
|
|
||||||
|
|
||||||
for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; i++) {
|
|
||||||
switch (i) {
|
|
||||||
case 0:
|
|
||||||
flash_get_size ((FPW *) PHYS_FLASH_1, &flash_info[i]);
|
|
||||||
flash_get_offsets (PHYS_FLASH_1, &flash_info[i]);
|
|
||||||
break;
|
|
||||||
case 1:
|
|
||||||
flash_get_size ((FPW *) PHYS_FLASH_2, &flash_info[i]);
|
|
||||||
flash_get_offsets (PHYS_FLASH_2, &flash_info[i]);
|
|
||||||
break;
|
|
||||||
default:
|
|
||||||
panic ("configured too many flash banks!\n");
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
size += flash_info[i].size;
|
|
||||||
}
|
|
||||||
|
|
||||||
/* Protect monitor and environment sectors
|
|
||||||
*/
|
|
||||||
flash_protect ( FLAG_PROTECT_SET,
|
|
||||||
CONFIG_SYS_FLASH_BASE,
|
|
||||||
CONFIG_SYS_FLASH_BASE + monitor_flash_len - 1,
|
|
||||||
&flash_info[0] );
|
|
||||||
|
|
||||||
flash_protect ( FLAG_PROTECT_SET,
|
|
||||||
CONFIG_ENV_ADDR,
|
|
||||||
CONFIG_ENV_ADDR + CONFIG_ENV_SIZE - 1, &flash_info[0] );
|
|
||||||
|
|
||||||
return size;
|
|
||||||
}
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
*/
|
|
||||||
static void flash_get_offsets (ulong base, flash_info_t *info)
|
|
||||||
{
|
|
||||||
int i;
|
|
||||||
|
|
||||||
if (info->flash_id == FLASH_UNKNOWN) {
|
|
||||||
return;
|
|
||||||
}
|
|
||||||
|
|
||||||
if ((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_INTEL) {
|
|
||||||
for (i = 0; i < info->sector_count; i++) {
|
|
||||||
info->start[i] = base + (i * PHYS_FLASH_SECT_SIZE);
|
|
||||||
info->protect[i] = 0;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
*/
|
|
||||||
void flash_print_info (flash_info_t *info)
|
|
||||||
{
|
|
||||||
int i;
|
|
||||||
|
|
||||||
if (info->flash_id == FLASH_UNKNOWN) {
|
|
||||||
printf ("missing or unknown FLASH type\n");
|
|
||||||
return;
|
|
||||||
}
|
|
||||||
|
|
||||||
switch (info->flash_id & FLASH_VENDMASK) {
|
|
||||||
case FLASH_MAN_INTEL:
|
|
||||||
printf ("INTEL ");
|
|
||||||
break;
|
|
||||||
default:
|
|
||||||
printf ("Unknown Vendor ");
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
|
|
||||||
switch (info->flash_id & FLASH_TYPEMASK) {
|
|
||||||
case FLASH_28F128J3A:
|
|
||||||
printf ("28F128J3A\n");
|
|
||||||
break;
|
|
||||||
default:
|
|
||||||
printf ("Unknown Chip Type\n");
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
|
|
||||||
printf (" Size: %ld MB in %d Sectors\n",
|
|
||||||
info->size >> 20, info->sector_count);
|
|
||||||
|
|
||||||
printf (" Sector Start Addresses:");
|
|
||||||
for (i = 0; i < info->sector_count; ++i) {
|
|
||||||
if ((i % 5) == 0)
|
|
||||||
printf ("\n ");
|
|
||||||
printf (" %08lX%s",
|
|
||||||
info->start[i],
|
|
||||||
info->protect[i] ? " (RO)" : " ");
|
|
||||||
}
|
|
||||||
printf ("\n");
|
|
||||||
return;
|
|
||||||
}
|
|
||||||
|
|
||||||
/*
|
|
||||||
* The following code cannot be run from FLASH!
|
|
||||||
*/
|
|
||||||
static ulong flash_get_size (FPW *addr, flash_info_t *info)
|
|
||||||
{
|
|
||||||
volatile FPW value;
|
|
||||||
|
|
||||||
/* Write auto select command: read Manufacturer ID */
|
|
||||||
addr[0x5555] = (FPW) 0x00AA00AA;
|
|
||||||
addr[0x2AAA] = (FPW) 0x00550055;
|
|
||||||
addr[0x5555] = (FPW) 0x00900090;
|
|
||||||
|
|
||||||
mb ();
|
|
||||||
value = addr[0];
|
|
||||||
|
|
||||||
switch (value) {
|
|
||||||
|
|
||||||
case (FPW) INTEL_MANUFACT:
|
|
||||||
info->flash_id = FLASH_MAN_INTEL;
|
|
||||||
break;
|
|
||||||
|
|
||||||
default:
|
|
||||||
info->flash_id = FLASH_UNKNOWN;
|
|
||||||
info->sector_count = 0;
|
|
||||||
info->size = 0;
|
|
||||||
addr[0] = (FPW) 0x00FF00FF; /* restore read mode */
|
|
||||||
return (0); /* no or unknown flash */
|
|
||||||
}
|
|
||||||
|
|
||||||
mb ();
|
|
||||||
value = addr[1]; /* device ID */
|
|
||||||
|
|
||||||
switch (value) {
|
|
||||||
|
|
||||||
case (FPW) INTEL_ID_28F128J3A:
|
|
||||||
info->flash_id += FLASH_28F128J3A;
|
|
||||||
info->sector_count = 128;
|
|
||||||
info->size = 0x02000000;
|
|
||||||
break; /* => 16 MB */
|
|
||||||
|
|
||||||
default:
|
|
||||||
info->flash_id = FLASH_UNKNOWN;
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
|
|
||||||
if (info->sector_count > CONFIG_SYS_MAX_FLASH_SECT) {
|
|
||||||
printf ("** ERROR: sector count %d > max (%d) **\n",
|
|
||||||
info->sector_count, CONFIG_SYS_MAX_FLASH_SECT);
|
|
||||||
info->sector_count = CONFIG_SYS_MAX_FLASH_SECT;
|
|
||||||
}
|
|
||||||
|
|
||||||
addr[0] = (FPW) 0x00FF00FF; /* restore read mode */
|
|
||||||
|
|
||||||
return (info->size);
|
|
||||||
}
|
|
||||||
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
*/
|
|
||||||
|
|
||||||
int flash_erase (flash_info_t *info, int s_first, int s_last)
|
|
||||||
{
|
|
||||||
int prot, sect;
|
|
||||||
ulong type, start;
|
|
||||||
int rcode = 0;
|
|
||||||
|
|
||||||
if ((s_first < 0) || (s_first > s_last)) {
|
|
||||||
if (info->flash_id == FLASH_UNKNOWN) {
|
|
||||||
printf ("- missing\n");
|
|
||||||
} else {
|
|
||||||
printf ("- no sectors to erase\n");
|
|
||||||
}
|
|
||||||
return 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
type = (info->flash_id & FLASH_VENDMASK);
|
|
||||||
if ((type != FLASH_MAN_INTEL)) {
|
|
||||||
printf ("Can't erase unknown flash type %08lx - aborted\n",
|
|
||||||
info->flash_id);
|
|
||||||
return 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
prot = 0;
|
|
||||||
for (sect = s_first; sect <= s_last; ++sect) {
|
|
||||||
if (info->protect[sect]) {
|
|
||||||
prot++;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
if (prot) {
|
|
||||||
printf ("- Warning: %d protected sectors will not be erased!\n",
|
|
||||||
prot);
|
|
||||||
} else {
|
|
||||||
printf ("\n");
|
|
||||||
}
|
|
||||||
|
|
||||||
/* Disable interrupts which might cause a timeout here */
|
|
||||||
disable_interrupts();
|
|
||||||
|
|
||||||
/* Start erase on unprotected sectors */
|
|
||||||
for (sect = s_first; sect <= s_last; sect++) {
|
|
||||||
if (info->protect[sect] == 0) { /* not protected */
|
|
||||||
FPWV *addr = (FPWV *) (info->start[sect]);
|
|
||||||
FPW status;
|
|
||||||
|
|
||||||
printf ("Erasing sector %2d ... ", sect);
|
|
||||||
|
|
||||||
/* arm simple, non interrupt dependent timer */
|
|
||||||
start = get_timer(0);
|
|
||||||
|
|
||||||
*addr = (FPW) 0x00500050; /* clear status register */
|
|
||||||
*addr = (FPW) 0x00200020; /* erase setup */
|
|
||||||
*addr = (FPW) 0x00D000D0; /* erase confirm */
|
|
||||||
|
|
||||||
while (((status = *addr) & (FPW) 0x00800080) != (FPW) 0x00800080) {
|
|
||||||
if (get_timer(start) > CONFIG_SYS_FLASH_ERASE_TOUT) {
|
|
||||||
printf ("Timeout\n");
|
|
||||||
*addr = (FPW) 0x00B000B0; /* suspend erase */
|
|
||||||
*addr = (FPW) 0x00FF00FF; /* reset to read mode */
|
|
||||||
rcode = 1;
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
*addr = 0x00500050; /* clear status register cmd. */
|
|
||||||
*addr = 0x00FF00FF; /* resest to read mode */
|
|
||||||
|
|
||||||
printf (" done\n");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
return rcode;
|
|
||||||
}
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
* Copy memory to flash, returns:
|
|
||||||
* 0 - OK
|
|
||||||
* 1 - write timeout
|
|
||||||
* 2 - Flash not erased
|
|
||||||
* 4 - Flash not identified
|
|
||||||
*/
|
|
||||||
|
|
||||||
int write_buff (flash_info_t *info, uchar *src, ulong addr, ulong cnt)
|
|
||||||
{
|
|
||||||
ulong cp, wp;
|
|
||||||
FPW data;
|
|
||||||
int count, i, l, rc, port_width;
|
|
||||||
|
|
||||||
if (info->flash_id == FLASH_UNKNOWN) {
|
|
||||||
return 4;
|
|
||||||
}
|
|
||||||
/* get lower word aligned address */
|
|
||||||
#ifdef FLASH_PORT_WIDTH16
|
|
||||||
wp = (addr & ~1);
|
|
||||||
port_width = 2;
|
|
||||||
#else
|
|
||||||
wp = (addr & ~3);
|
|
||||||
port_width = 4;
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/*
|
|
||||||
* handle unaligned start bytes
|
|
||||||
*/
|
|
||||||
if ((l = addr - wp) != 0) {
|
|
||||||
data = 0;
|
|
||||||
for (i = 0, cp = wp; i < l; ++i, ++cp) {
|
|
||||||
data = (data << 8) | (*(uchar *) cp);
|
|
||||||
}
|
|
||||||
for (; i < port_width && cnt > 0; ++i) {
|
|
||||||
data = (data << 8) | *src++;
|
|
||||||
--cnt;
|
|
||||||
++cp;
|
|
||||||
}
|
|
||||||
for (; cnt == 0 && i < port_width; ++i, ++cp) {
|
|
||||||
data = (data << 8) | (*(uchar *) cp);
|
|
||||||
}
|
|
||||||
|
|
||||||
if ((rc = write_data (info, wp, SWAP (data))) != 0) {
|
|
||||||
return (rc);
|
|
||||||
}
|
|
||||||
wp += port_width;
|
|
||||||
}
|
|
||||||
|
|
||||||
/*
|
|
||||||
* handle word aligned part
|
|
||||||
*/
|
|
||||||
count = 0;
|
|
||||||
while (cnt >= port_width) {
|
|
||||||
data = 0;
|
|
||||||
for (i = 0; i < port_width; ++i) {
|
|
||||||
data = (data << 8) | *src++;
|
|
||||||
}
|
|
||||||
if ((rc = write_data (info, wp, SWAP (data))) != 0) {
|
|
||||||
return (rc);
|
|
||||||
}
|
|
||||||
wp += port_width;
|
|
||||||
cnt -= port_width;
|
|
||||||
if (count++ > 0x800) {
|
|
||||||
spin_wheel ();
|
|
||||||
count = 0;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
if (cnt == 0) {
|
|
||||||
return (0);
|
|
||||||
}
|
|
||||||
|
|
||||||
/*
|
|
||||||
* handle unaligned tail bytes
|
|
||||||
*/
|
|
||||||
data = 0;
|
|
||||||
for (i = 0, cp = wp; i < port_width && cnt > 0; ++i, ++cp) {
|
|
||||||
data = (data << 8) | *src++;
|
|
||||||
--cnt;
|
|
||||||
}
|
|
||||||
for (; i < port_width; ++i, ++cp) {
|
|
||||||
data = (data << 8) | (*(uchar *) cp);
|
|
||||||
}
|
|
||||||
|
|
||||||
return (write_data (info, wp, SWAP (data)));
|
|
||||||
}
|
|
||||||
|
|
||||||
/*-----------------------------------------------------------------------
|
|
||||||
* Write a word or halfword to Flash, returns:
|
|
||||||
* 0 - OK
|
|
||||||
* 1 - write timeout
|
|
||||||
* 2 - Flash not erased
|
|
||||||
*/
|
|
||||||
static int write_data (flash_info_t *info, ulong dest, FPW data)
|
|
||||||
{
|
|
||||||
FPWV *addr = (FPWV *) dest;
|
|
||||||
ulong status;
|
|
||||||
ulong start;
|
|
||||||
|
|
||||||
/* Check if Flash is (sufficiently) erased */
|
|
||||||
if ((*addr & data) != data) {
|
|
||||||
printf ("not erased at %08lx (%lx)\n", (ulong) addr, *addr);
|
|
||||||
return (2);
|
|
||||||
}
|
|
||||||
/* Disable interrupts which might cause a timeout here */
|
|
||||||
disable_interrupts();
|
|
||||||
|
|
||||||
*addr = (FPW) 0x00400040; /* write setup */
|
|
||||||
*addr = data;
|
|
||||||
|
|
||||||
/* arm simple, non interrupt dependent timer */
|
|
||||||
start = get_timer(0);
|
|
||||||
|
|
||||||
/* wait while polling the status register */
|
|
||||||
while (((status = *addr) & (FPW) 0x00800080) != (FPW) 0x00800080) {
|
|
||||||
if (get_timer(start) > CONFIG_SYS_FLASH_WRITE_TOUT) {
|
|
||||||
*addr = (FPW) 0x00FF00FF; /* restore read mode */
|
|
||||||
return (1);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
*addr = (FPW) 0x00FF00FF; /* restore read mode */
|
|
||||||
|
|
||||||
return (0);
|
|
||||||
}
|
|
||||||
|
|
||||||
void inline spin_wheel (void)
|
|
||||||
{
|
|
||||||
static int p = 0;
|
|
||||||
static char w[] = "\\/-";
|
|
||||||
|
|
||||||
printf ("\010%c", w[p]);
|
|
||||||
(++p == 3) ? (p = 0) : 0;
|
|
||||||
}
|
|
||||||
|
|
@ -1,81 +0,0 @@
|
||||||
/*
|
|
||||||
* (C) Copyright 2002
|
|
||||||
* Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
|
|
||||||
*
|
|
||||||
* (C) Copyright 2002
|
|
||||||
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
||||||
* Marius Groeger <mgroeger@sysgo.de>
|
|
||||||
*
|
|
||||||
* SPDX-License-Identifier: GPL-2.0+
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <common.h>
|
|
||||||
#include <netdev.h>
|
|
||||||
#include <asm/arch/pxa.h>
|
|
||||||
#include <asm/arch/pxa-regs.h>
|
|
||||||
#include <asm/arch/regs-mmc.h>
|
|
||||||
#include <asm/io.h>
|
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Miscelaneous platform dependent initialisations
|
|
||||||
*/
|
|
||||||
|
|
||||||
int board_init (void)
|
|
||||||
{
|
|
||||||
/* We have RAM, disable cache */
|
|
||||||
dcache_disable();
|
|
||||||
icache_disable();
|
|
||||||
|
|
||||||
/* arch number of Lubbock-Board */
|
|
||||||
gd->bd->bi_arch_number = MACH_TYPE_LUBBOCK;
|
|
||||||
|
|
||||||
/* adress of boot parameters */
|
|
||||||
gd->bd->bi_boot_params = 0xa0000100;
|
|
||||||
|
|
||||||
/* Configure GPIO6 and GPIO8 as OUT, AF1. */
|
|
||||||
setbits_le32(GPDR0, (1 << 6) | (1 << 8));
|
|
||||||
clrsetbits_le32(GAFR0_L, (3 << 12) | (3 << 16), (1 << 12) | (1 << 16));
|
|
||||||
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
|
|
||||||
#ifdef CONFIG_CMD_MMC
|
|
||||||
int board_mmc_init(bd_t *bis)
|
|
||||||
{
|
|
||||||
pxa_mmc_register(0);
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
|
|
||||||
int board_late_init(void)
|
|
||||||
{
|
|
||||||
setenv("stdout", "serial");
|
|
||||||
setenv("stderr", "serial");
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
|
|
||||||
int dram_init(void)
|
|
||||||
{
|
|
||||||
pxa2xx_dram_init();
|
|
||||||
gd->ram_size = PHYS_SDRAM_1_SIZE;
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
|
|
||||||
void dram_init_banksize(void)
|
|
||||||
{
|
|
||||||
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
||||||
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
||||||
}
|
|
||||||
|
|
||||||
#ifdef CONFIG_CMD_NET
|
|
||||||
int board_eth_init(bd_t *bis)
|
|
||||||
{
|
|
||||||
int rc = 0;
|
|
||||||
#ifdef CONFIG_LAN91C96
|
|
||||||
rc = lan91c96_initialize(0, CONFIG_LAN91C96_BASE);
|
|
||||||
#endif
|
|
||||||
return rc;
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
|
|
@ -1241,4 +1241,3 @@ Orphan powerpc ppc4xx - sandburst metrobox
|
||||||
# The following were move to "Orphan" in September, 2013
|
# The following were move to "Orphan" in September, 2013
|
||||||
Orphan arm arm1136 mx31 - imx31_phycore imx31_phycore_eet imx31_phycore:IMX31_PHYCORE_EET (resigned) Guennadi Liakhovetski <g.liakhovetski@gmx.de>
|
Orphan arm arm1136 mx31 - imx31_phycore imx31_phycore_eet imx31_phycore:IMX31_PHYCORE_EET (resigned) Guennadi Liakhovetski <g.liakhovetski@gmx.de>
|
||||||
Orphan arm arm1136 mx31 freescale - mx31ads - (resigned) Guennadi Liakhovetski <g.liakhovetski@gmx.de>
|
Orphan arm arm1136 mx31 freescale - mx31ads - (resigned) Guennadi Liakhovetski <g.liakhovetski@gmx.de>
|
||||||
Orphan arm pxa - - - lubbock - (dead address) Kyle Harris <kharris@nexus-tech.net>
|
|
||||||
|
|
|
||||||
|
|
@ -11,6 +11,7 @@ easily if here is something they might want to dig for...
|
||||||
|
|
||||||
Board Arch CPU Commit Removed Last known maintainer/contact
|
Board Arch CPU Commit Removed Last known maintainer/contact
|
||||||
=================================================================================================
|
=================================================================================================
|
||||||
|
lubbock arm pxa - 2014-04-04 Kyle Harris <kharris@nexus-tech.net>
|
||||||
MOUSSE powerpc mpc824x - 2014-04-04
|
MOUSSE powerpc mpc824x - 2014-04-04
|
||||||
rsdproto powerpc mpc8260 - 2014-04-04
|
rsdproto powerpc mpc8260 - 2014-04-04
|
||||||
RPXsuper powerpc mpc8260 - 2014-04-04
|
RPXsuper powerpc mpc8260 - 2014-04-04
|
||||||
|
|
|
||||||
|
|
@ -58,13 +58,7 @@ typedef unsigned long int dword;
|
||||||
|
|
||||||
#ifdef CONFIG_CPU_PXA25X
|
#ifdef CONFIG_CPU_PXA25X
|
||||||
|
|
||||||
#ifdef CONFIG_LUBBOCK
|
|
||||||
#define SMC_IO_SHIFT 2
|
|
||||||
#undef USE_32_BIT
|
|
||||||
|
|
||||||
#else
|
|
||||||
#define SMC_IO_SHIFT 0
|
#define SMC_IO_SHIFT 0
|
||||||
#endif
|
|
||||||
|
|
||||||
#define SMCREG(edev, r) ((edev)->iobase+((r)<<SMC_IO_SHIFT))
|
#define SMCREG(edev, r) ((edev)->iobase+((r)<<SMC_IO_SHIFT))
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -1,236 +0,0 @@
|
||||||
/*
|
|
||||||
* (C) Copyright 2002
|
|
||||||
* Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
|
|
||||||
*
|
|
||||||
* (C) Copyright 2002
|
|
||||||
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
||||||
* Marius Groeger <mgroeger@sysgo.de>
|
|
||||||
*
|
|
||||||
* Configuation settings for the LUBBOCK board.
|
|
||||||
*
|
|
||||||
* SPDX-License-Identifier: GPL-2.0+
|
|
||||||
*/
|
|
||||||
|
|
||||||
#ifndef __CONFIG_H
|
|
||||||
#define __CONFIG_H
|
|
||||||
|
|
||||||
/*
|
|
||||||
* High Level Configuration Options
|
|
||||||
* (easy to change)
|
|
||||||
*/
|
|
||||||
#define CONFIG_CPU_PXA25X 1 /* This is an PXA250 CPU */
|
|
||||||
#define CONFIG_LUBBOCK 1 /* on an LUBBOCK Board */
|
|
||||||
#define CONFIG_LCD 1
|
|
||||||
#ifdef CONFIG_LCD
|
|
||||||
#define CONFIG_PXA_LCD
|
|
||||||
#define CONFIG_SHARP_LM8V31
|
|
||||||
#endif
|
|
||||||
#define CONFIG_MMC
|
|
||||||
#define CONFIG_BOARD_LATE_INIT
|
|
||||||
#define CONFIG_DOS_PARTITION
|
|
||||||
#define CONFIG_SYS_TEXT_BASE 0x0
|
|
||||||
|
|
||||||
/* we will never enable dcache, because we have to setup MMU first */
|
|
||||||
#define CONFIG_SYS_DCACHE_OFF
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Size of malloc() pool
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Hardware drivers
|
|
||||||
*/
|
|
||||||
#define CONFIG_LAN91C96
|
|
||||||
#define CONFIG_LAN91C96_BASE 0x0C000000
|
|
||||||
|
|
||||||
/*
|
|
||||||
* select serial console configuration
|
|
||||||
*/
|
|
||||||
#define CONFIG_PXA_SERIAL
|
|
||||||
#define CONFIG_FFUART 1 /* we use FFUART on LUBBOCK */
|
|
||||||
#define CONFIG_CONS_INDEX 3
|
|
||||||
|
|
||||||
/* allow to overwrite serial and ethaddr */
|
|
||||||
#define CONFIG_ENV_OVERWRITE
|
|
||||||
|
|
||||||
#define CONFIG_BAUDRATE 115200
|
|
||||||
|
|
||||||
|
|
||||||
/*
|
|
||||||
* BOOTP options
|
|
||||||
*/
|
|
||||||
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
||||||
#define CONFIG_BOOTP_BOOTPATH
|
|
||||||
#define CONFIG_BOOTP_GATEWAY
|
|
||||||
#define CONFIG_BOOTP_HOSTNAME
|
|
||||||
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Command line configuration.
|
|
||||||
*/
|
|
||||||
#include <config_cmd_default.h>
|
|
||||||
|
|
||||||
#define CONFIG_CMD_FAT
|
|
||||||
|
|
||||||
|
|
||||||
#define CONFIG_BOOTDELAY 3
|
|
||||||
#define CONFIG_ETHADDR 08:00:3e:26:0a:5b
|
|
||||||
#define CONFIG_NETMASK 255.255.0.0
|
|
||||||
#define CONFIG_IPADDR 192.168.0.21
|
|
||||||
#define CONFIG_SERVERIP 192.168.0.250
|
|
||||||
#define CONFIG_BOOTCOMMAND "bootm 80000"
|
|
||||||
#define CONFIG_BOOTARGS "root=/dev/mtdblock2 rootfstype=cramfs console=ttyS0,115200"
|
|
||||||
#define CONFIG_CMDLINE_TAG
|
|
||||||
#define CONFIG_TIMESTAMP
|
|
||||||
|
|
||||||
#if defined(CONFIG_CMD_KGDB)
|
|
||||||
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Miscellaneous configurable options
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_HUSH_PARSER 1
|
|
||||||
|
|
||||||
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
||||||
#ifdef CONFIG_SYS_HUSH_PARSER
|
|
||||||
#define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */
|
|
||||||
#else
|
|
||||||
#endif
|
|
||||||
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
||||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
||||||
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
||||||
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
||||||
#define CONFIG_SYS_DEVICE_NULLDEV 1
|
|
||||||
|
|
||||||
#define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
|
|
||||||
#define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
|
|
||||||
|
|
||||||
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DRAM_BASE + 0x8000) /* default load address */
|
|
||||||
|
|
||||||
#define CONFIG_SYS_CPUSPEED 0x161 /* set core clock to 400/200/100 MHz */
|
|
||||||
|
|
||||||
#ifdef CONFIG_MMC
|
|
||||||
#define CONFIG_GENERIC_MMC
|
|
||||||
#define CONFIG_PXA_MMC_GENERIC
|
|
||||||
#define CONFIG_CMD_MMC
|
|
||||||
#define CONFIG_SYS_MMC_BASE 0xF0000000
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Physical Memory Map
|
|
||||||
*/
|
|
||||||
#define CONFIG_NR_DRAM_BANKS 4 /* we have 2 banks of DRAM */
|
|
||||||
#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
|
|
||||||
#define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
|
|
||||||
#define PHYS_SDRAM_2 0xa4000000 /* SDRAM Bank #2 */
|
|
||||||
#define PHYS_SDRAM_2_SIZE 0x00000000 /* 0 MB */
|
|
||||||
#define PHYS_SDRAM_3 0xa8000000 /* SDRAM Bank #3 */
|
|
||||||
#define PHYS_SDRAM_3_SIZE 0x00000000 /* 0 MB */
|
|
||||||
#define PHYS_SDRAM_4 0xac000000 /* SDRAM Bank #4 */
|
|
||||||
#define PHYS_SDRAM_4_SIZE 0x00000000 /* 0 MB */
|
|
||||||
|
|
||||||
#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
|
|
||||||
#define PHYS_FLASH_2 0x04000000 /* Flash Bank #2 */
|
|
||||||
#define PHYS_FLASH_SIZE 0x02000000 /* 32 MB */
|
|
||||||
#define PHYS_FLASH_BANK_SIZE 0x02000000 /* 32 MB Banks */
|
|
||||||
#define PHYS_FLASH_SECT_SIZE 0x00040000 /* 256 KB sectors (x2) */
|
|
||||||
|
|
||||||
#define CONFIG_SYS_DRAM_BASE 0xa0000000
|
|
||||||
#define CONFIG_SYS_DRAM_SIZE 0x04000000
|
|
||||||
|
|
||||||
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
||||||
|
|
||||||
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
||||||
#define CONFIG_SYS_INIT_SP_ADDR 0xfffff800
|
|
||||||
|
|
||||||
#define FPGA_REGS_BASE_PHYSICAL 0x08000000
|
|
||||||
|
|
||||||
/*
|
|
||||||
* GPIO settings
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_GPSR0_VAL 0x00008000
|
|
||||||
#define CONFIG_SYS_GPSR1_VAL 0x00FC0382
|
|
||||||
#define CONFIG_SYS_GPSR2_VAL 0x0001FFFF
|
|
||||||
#define CONFIG_SYS_GPCR0_VAL 0x00000000
|
|
||||||
#define CONFIG_SYS_GPCR1_VAL 0x00000000
|
|
||||||
#define CONFIG_SYS_GPCR2_VAL 0x00000000
|
|
||||||
#define CONFIG_SYS_GPDR0_VAL 0x0060A800
|
|
||||||
#define CONFIG_SYS_GPDR1_VAL 0x00FF0382
|
|
||||||
#define CONFIG_SYS_GPDR2_VAL 0x0001C000
|
|
||||||
#define CONFIG_SYS_GAFR0_L_VAL 0x98400000
|
|
||||||
#define CONFIG_SYS_GAFR0_U_VAL 0x00002950
|
|
||||||
#define CONFIG_SYS_GAFR1_L_VAL 0x000A9558
|
|
||||||
#define CONFIG_SYS_GAFR1_U_VAL 0x0005AAAA
|
|
||||||
#define CONFIG_SYS_GAFR2_L_VAL 0xA0000000
|
|
||||||
#define CONFIG_SYS_GAFR2_U_VAL 0x00000002
|
|
||||||
|
|
||||||
#define CONFIG_SYS_PSSR_VAL 0x20
|
|
||||||
|
|
||||||
#define CONFIG_SYS_CCCR CCCR_L27|CCCR_M2|CCCR_N10
|
|
||||||
#define CONFIG_SYS_CKEN 0x0
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Memory settings
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_MSC0_VAL 0x23F223F2
|
|
||||||
#define CONFIG_SYS_MSC1_VAL 0x3FF1A441
|
|
||||||
#define CONFIG_SYS_MSC2_VAL 0x7FF97FF1
|
|
||||||
#define CONFIG_SYS_MDCNFG_VAL 0x00001AC9
|
|
||||||
#define CONFIG_SYS_MDREFR_VAL 0x00018018
|
|
||||||
#define CONFIG_SYS_MDMRS_VAL 0x00000000
|
|
||||||
|
|
||||||
#define CONFIG_SYS_FLYCNFG_VAL 0x00000000
|
|
||||||
#define CONFIG_SYS_SXCNFG_VAL 0x00000000
|
|
||||||
|
|
||||||
/*
|
|
||||||
* PCMCIA and CF Interfaces
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_MECR_VAL 0x00000000
|
|
||||||
#define CONFIG_SYS_MCMEM0_VAL 0x00010504
|
|
||||||
#define CONFIG_SYS_MCMEM1_VAL 0x00010504
|
|
||||||
#define CONFIG_SYS_MCATT0_VAL 0x00010504
|
|
||||||
#define CONFIG_SYS_MCATT1_VAL 0x00010504
|
|
||||||
#define CONFIG_SYS_MCIO0_VAL 0x00004715
|
|
||||||
#define CONFIG_SYS_MCIO1_VAL 0x00004715
|
|
||||||
|
|
||||||
#define _LED 0x08000010
|
|
||||||
#define LED_BLANK 0x08000040
|
|
||||||
|
|
||||||
/*
|
|
||||||
* FLASH and environment organization
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
|
|
||||||
#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
|
|
||||||
|
|
||||||
/* timeout values are in ticks */
|
|
||||||
#define CONFIG_SYS_FLASH_ERASE_TOUT (25*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
|
|
||||||
#define CONFIG_SYS_FLASH_WRITE_TOUT (25*CONFIG_SYS_HZ) /* Timeout for Flash Write */
|
|
||||||
|
|
||||||
/* NOTE: many default partitioning schemes assume the kernel starts at the
|
|
||||||
* second sector, not an environment. You have been warned!
|
|
||||||
*/
|
|
||||||
#define CONFIG_SYS_MONITOR_LEN PHYS_FLASH_SECT_SIZE
|
|
||||||
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
||||||
#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + PHYS_FLASH_SECT_SIZE)
|
|
||||||
#define CONFIG_ENV_SECT_SIZE PHYS_FLASH_SECT_SIZE
|
|
||||||
#define CONFIG_ENV_SIZE (PHYS_FLASH_SECT_SIZE / 16)
|
|
||||||
|
|
||||||
|
|
||||||
/*
|
|
||||||
* FPGA Offsets
|
|
||||||
*/
|
|
||||||
#define WHOAMI_OFFSET 0x00
|
|
||||||
#define HEXLED_OFFSET 0x10
|
|
||||||
#define BLANKLED_OFFSET 0x40
|
|
||||||
#define DISCRETELED_OFFSET 0x40
|
|
||||||
#define CNFG_SWITCHES_OFFSET 0x50
|
|
||||||
#define USER_SWITCHES_OFFSET 0x60
|
|
||||||
#define MISC_WR_OFFSET 0x80
|
|
||||||
#define MISC_RD_OFFSET 0x90
|
|
||||||
#define INT_MASK_OFFSET 0xC0
|
|
||||||
#define INT_CLEAR_OFFSET 0xD0
|
|
||||||
#define GP_OFFSET 0x100
|
|
||||||
|
|
||||||
#endif /* __CONFIG_H */
|
|
||||||
Loading…
Reference in New Issue