V3s_Allwinner
/
uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

powerpc/mpc8xxx: Extend CWL table 

Extend CAS write Latency (CWL) table to comply with DDR3 spec

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
York Sun 2011-08-24 09:40:25 -07:00 committed by Kumar Gala
parent a598643267
commit 2bba85f412
1 changed files with 16 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c
View File

@ -94,6 +94,10 @@ static inline int fsl_ddr_get_rtt(void)
* 6 if 2.5ns > tCK >= 1.875ns * 6 if 2.5ns > tCK >= 1.875ns
* 7 if 1.875ns > tCK >= 1.5ns * 7 if 1.875ns > tCK >= 1.5ns
* 8 if 1.5ns > tCK >= 1.25ns * 8 if 1.5ns > tCK >= 1.25ns
* 9 if 1.25ns > tCK >= 1.07ns
* 10 if 1.07ns > tCK >= 0.935ns
* 11 if 0.935ns > tCK >= 0.833ns
* 12 if 0.833ns > tCK >= 0.75ns
*/ */
static inline unsigned int compute_cas_write_latency(void) static inline unsigned int compute_cas_write_latency(void)
{ {
@ -108,8 +112,18 @@ static inline unsigned int compute_cas_write_latency(void)
cwl = 7; cwl = 7;
else if (mclk_ps >= 1250) else if (mclk_ps >= 1250)
cwl = 8; cwl = 8;
else else if (mclk_ps >= 1070)
cwl = 8; cwl = 9;
else if (mclk_ps >= 935)
cwl = 10;
else if (mclk_ps >= 833)
cwl = 11;
else if (mclk_ps >= 750)
cwl = 12;
else {
cwl = 12;
printf("Warning: CWL is out of range\n");
}
return cwl; return cwl;
} }