V3s_Allwinner
/
uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

Expand POST memory test to support arch-depended implementation. 

Add weak functions to enable architecture depended preparation, address
advancing, cleaning up and error handling.

These weak functions provides the framwork to implemente arch/platform
dependent code for initializing/maintenance/restore the start address, size,
physical address as well as memory mapping before/between/after memory test.
arch_memory_failure_handle can also be implemented in case more care is needed
for arch/platform.

Signed-off-by: York Sun <yorksun@freescale.com>
This commit is contained in:
York Sun 2010-09-28 15:20:31 -07:00 committed by Wolfgang Denk
parent 923527aace
commit 284170309c
1 changed files with 52 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

56
post/drivers/memory.c
View File

@ -452,30 +452,66 @@ static int memory_post_tests (unsigned long start, unsigned long size)
return ret; return ret;
} }
int memory_post_test (int flags) __attribute__((weak))
int arch_memory_test_prepare(u32 *vstart, u32 *size, phys_addr_t *phys_offset)
{ {
int ret = 0;
bd_t *bd = gd->bd; bd_t *bd = gd->bd;
unsigned long memsize = (bd->bi_memsize >= 256 << 20 ? *vstart = CONFIG_SYS_SDRAM_BASE;
*size = (bd->bi_memsize >= 256 << 20 ?
256 << 20 : bd->bi_memsize) - (1 << 20); 256 << 20 : bd->bi_memsize) - (1 << 20);
/* Limit area to be tested with the board info struct */ /* Limit area to be tested with the board info struct */
if (CONFIG_SYS_SDRAM_BASE + memsize > (ulong)bd) if ((*vstart) + (*size) > (ulong)bd)
memsize = (ulong)bd - CONFIG_SYS_SDRAM_BASE; *size = (ulong)bd - *vstart;
return 0;
}
__attribute__((weak))
int arch_memory_test_advance(u32 *vstart, u32 *size, phys_addr_t *phys_offset)
{
return 1;
}
__attribute__((weak))
int arch_memory_test_cleanup(u32 *vstart, u32 *size, phys_addr_t *phys_offset)
{
return 0;
}
__attribute__((weak))
void arch_memory_failure_handle(void)
{
return;
}
int memory_post_test(int flags)
{
int ret = 0;
phys_addr_t phys_offset = 0;
u32 memsize, vstart;
arch_memory_test_prepare(&vstart, &memsize, &phys_offset);
do {
if (flags & POST_SLOWTEST) { if (flags & POST_SLOWTEST) {
ret = memory_post_tests (CONFIG_SYS_SDRAM_BASE, memsize); ret = memory_post_tests(vstart, memsize);
} else { /* POST_NORMAL */ } else { /* POST_NORMAL */
unsigned long i; unsigned long i;
for (i = 0; i < (memsize >> 20) && ret == 0; i++) { for (i = 0; i < (memsize >> 20) && ret == 0; i++) {
if (ret == 0) if (ret == 0)
ret = memory_post_tests (i << 20, 0x800); ret = memory_post_tests(i << 20, 0x800);
if (ret == 0) if (ret == 0)
ret = memory_post_tests ((i << 20) + 0xff800, 0x800); ret = memory_post_tests(
(i << 20) + 0xff800, 0x800);
} }
} }
} while (!ret &&
!arch_memory_test_advance(&vstart, &memsize, &phys_offset));
arch_memory_test_cleanup(&vstart, &memsize, &phys_offset);
if (ret)
arch_memory_failure_handle();
return ret; return ret;
} }