V3s_Allwinner
/
uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm: socfpga: Zap OF_CONTROL checks, it's always enabled 

The CONFIG_OF_CONTROL and CONFIG_SPL_OF_CONTROL is always enabled
on Altera SoCFPGA, remove the unnecessary checks.

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut 2015-08-19 23:23:53 +02:00
parent dfd3dff50a
commit 0c745d005a
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
include/configs/socfpga_common.h
View File

@ -192,7 +192,6 @@ unsigned int cm_get_l4_sp_clk_hz(void);
/* /*
* QSPI support * QSPI support
*/ */
#ifdef CONFIG_OF_CONTROL /* QSPI is controlled via DT */
#define CONFIG_CADENCE_QSPI #define CONFIG_CADENCE_QSPI
/* Enable multiple SPI NOR flash manufacturers */ /* Enable multiple SPI NOR flash manufacturers */
#define CONFIG_SPI_FLASH_STMICRO /* Micron/Numonyx flash */ #define CONFIG_SPI_FLASH_STMICRO /* Micron/Numonyx flash */
@ -212,12 +211,12 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
#define CONFIG_CQSPI_DECODER 0 #define CONFIG_CQSPI_DECODER 0
#define CONFIG_CMD_SF #define CONFIG_CMD_SF
#define CONFIG_SPI_FLASH_BAR #define CONFIG_SPI_FLASH_BAR
#endif
#if CONFIG_IS_ENABLED(OF_CONTROL) /* DW SPI is controlled via DT */ /*
* Designware SPI support
*/
#define CONFIG_DESIGNWARE_SPI #define CONFIG_DESIGNWARE_SPI
#define CONFIG_CMD_SPI #define CONFIG_CMD_SPI
#endif
/* /*
* Serial Driver * Serial Driver