70 lines
1.5 KiB
C
70 lines
1.5 KiB
C
/*
|
|
* Copyright (c) 2018 Icenowy Zheng <icenowy@aosc.xyz>
|
|
*
|
|
* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_SUNIV_H_
|
|
#define _DT_BINDINGS_CLK_SUNIV_H_
|
|
|
|
#define CLK_CPU 11
|
|
|
|
#define CLK_BUS_MMC0 14
|
|
#define CLK_BUS_MMC1 15
|
|
#define CLK_BUS_DRAM 16
|
|
#define CLK_BUS_SPI0 17
|
|
#define CLK_BUS_SPI1 18
|
|
#define CLK_BUS_OTG 19
|
|
#define CLK_BUS_VE 20
|
|
#define CLK_BUS_LCD 21
|
|
#define CLK_BUS_DEINTERLACE 22
|
|
#define CLK_BUS_CSI 23
|
|
#define CLK_BUS_TVD 24
|
|
#define CLK_BUS_TVE 25
|
|
#define CLK_BUS_DE_BE 26
|
|
#define CLK_BUS_DE_FE 27
|
|
#define CLK_BUS_CODEC 28
|
|
#define CLK_BUS_SPDIF 29
|
|
#define CLK_BUS_IR 30
|
|
#define CLK_BUS_RSB 31
|
|
#define CLK_BUS_I2S0 32
|
|
#define CLK_BUS_I2C0 33
|
|
#define CLK_BUS_I2C1 34
|
|
#define CLK_BUS_I2C2 35
|
|
#define CLK_BUS_PIO 36
|
|
#define CLK_BUS_UART0 37
|
|
#define CLK_BUS_UART1 38
|
|
#define CLK_BUS_UART2 39
|
|
|
|
#define CLK_MMC0 40
|
|
#define CLK_MMC0_SAMPLE 41
|
|
#define CLK_MMC0_OUTPUT 42
|
|
#define CLK_MMC1 43
|
|
#define CLK_MMC1_SAMPLE 44
|
|
#define CLK_MMC1_OUTPUT 45
|
|
#define CLK_I2S 46
|
|
#define CLK_SPDIF 47
|
|
|
|
#define CLK_USB_PHY0 48
|
|
|
|
#define CLK_DRAM_VE 49
|
|
#define CLK_DRAM_CSI 50
|
|
#define CLK_DRAM_DEINTERLACE 51
|
|
#define CLK_DRAM_TVD 52
|
|
#define CLK_DRAM_DE_FE 53
|
|
#define CLK_DRAM_DE_BE 54
|
|
|
|
#define CLK_DE_BE 55
|
|
#define CLK_DE_FE 56
|
|
#define CLK_TCON 57
|
|
#define CLK_DEINTERLACE 58
|
|
#define CLK_TVE2_CLK 59
|
|
#define CLK_TVE1_CLK 60
|
|
#define CLK_TVD 61
|
|
#define CLK_CSI 62
|
|
#define CLK_VE 63
|
|
#define CLK_CODEC 64
|
|
#define CLK_AVS 65
|
|
|
|
#endif
|