1415 lines
44 KiB
C
1415 lines
44 KiB
C
/*******************************************************************************
|
|
*
|
|
* Intel Ethernet Controller XL710 Family Linux Virtual Function Driver
|
|
* Copyright(c) 2013 - 2014 Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
* The full GNU General Public License is included in this distribution in
|
|
* the file called "COPYING".
|
|
*
|
|
* Contact Information:
|
|
* e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
|
* Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
*
|
|
******************************************************************************/
|
|
|
|
#include "i40e_type.h"
|
|
#include "i40e_adminq.h"
|
|
#include "i40e_prototype.h"
|
|
#include <linux/avf/virtchnl.h>
|
|
|
|
/**
|
|
* i40e_set_mac_type - Sets MAC type
|
|
* @hw: pointer to the HW structure
|
|
*
|
|
* This function sets the mac type of the adapter based on the
|
|
* vendor ID and device ID stored in the hw structure.
|
|
**/
|
|
i40e_status i40e_set_mac_type(struct i40e_hw *hw)
|
|
{
|
|
i40e_status status = 0;
|
|
|
|
if (hw->vendor_id == PCI_VENDOR_ID_INTEL) {
|
|
switch (hw->device_id) {
|
|
case I40E_DEV_ID_SFP_XL710:
|
|
case I40E_DEV_ID_QEMU:
|
|
case I40E_DEV_ID_KX_B:
|
|
case I40E_DEV_ID_KX_C:
|
|
case I40E_DEV_ID_QSFP_A:
|
|
case I40E_DEV_ID_QSFP_B:
|
|
case I40E_DEV_ID_QSFP_C:
|
|
case I40E_DEV_ID_10G_BASE_T:
|
|
case I40E_DEV_ID_10G_BASE_T4:
|
|
case I40E_DEV_ID_20G_KR2:
|
|
case I40E_DEV_ID_20G_KR2_A:
|
|
case I40E_DEV_ID_25G_B:
|
|
case I40E_DEV_ID_25G_SFP28:
|
|
hw->mac.type = I40E_MAC_XL710;
|
|
break;
|
|
case I40E_DEV_ID_SFP_X722:
|
|
case I40E_DEV_ID_1G_BASE_T_X722:
|
|
case I40E_DEV_ID_10G_BASE_T_X722:
|
|
case I40E_DEV_ID_SFP_I_X722:
|
|
hw->mac.type = I40E_MAC_X722;
|
|
break;
|
|
case I40E_DEV_ID_X722_VF:
|
|
hw->mac.type = I40E_MAC_X722_VF;
|
|
break;
|
|
case I40E_DEV_ID_VF:
|
|
case I40E_DEV_ID_VF_HV:
|
|
case I40E_DEV_ID_ADAPTIVE_VF:
|
|
hw->mac.type = I40E_MAC_VF;
|
|
break;
|
|
default:
|
|
hw->mac.type = I40E_MAC_GENERIC;
|
|
break;
|
|
}
|
|
} else {
|
|
status = I40E_ERR_DEVICE_NOT_SUPPORTED;
|
|
}
|
|
|
|
hw_dbg(hw, "i40e_set_mac_type found mac: %d, returns: %d\n",
|
|
hw->mac.type, status);
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_str - convert AQ err code to a string
|
|
* @hw: pointer to the HW structure
|
|
* @aq_err: the AQ error code to convert
|
|
**/
|
|
const char *i40evf_aq_str(struct i40e_hw *hw, enum i40e_admin_queue_err aq_err)
|
|
{
|
|
switch (aq_err) {
|
|
case I40E_AQ_RC_OK:
|
|
return "OK";
|
|
case I40E_AQ_RC_EPERM:
|
|
return "I40E_AQ_RC_EPERM";
|
|
case I40E_AQ_RC_ENOENT:
|
|
return "I40E_AQ_RC_ENOENT";
|
|
case I40E_AQ_RC_ESRCH:
|
|
return "I40E_AQ_RC_ESRCH";
|
|
case I40E_AQ_RC_EINTR:
|
|
return "I40E_AQ_RC_EINTR";
|
|
case I40E_AQ_RC_EIO:
|
|
return "I40E_AQ_RC_EIO";
|
|
case I40E_AQ_RC_ENXIO:
|
|
return "I40E_AQ_RC_ENXIO";
|
|
case I40E_AQ_RC_E2BIG:
|
|
return "I40E_AQ_RC_E2BIG";
|
|
case I40E_AQ_RC_EAGAIN:
|
|
return "I40E_AQ_RC_EAGAIN";
|
|
case I40E_AQ_RC_ENOMEM:
|
|
return "I40E_AQ_RC_ENOMEM";
|
|
case I40E_AQ_RC_EACCES:
|
|
return "I40E_AQ_RC_EACCES";
|
|
case I40E_AQ_RC_EFAULT:
|
|
return "I40E_AQ_RC_EFAULT";
|
|
case I40E_AQ_RC_EBUSY:
|
|
return "I40E_AQ_RC_EBUSY";
|
|
case I40E_AQ_RC_EEXIST:
|
|
return "I40E_AQ_RC_EEXIST";
|
|
case I40E_AQ_RC_EINVAL:
|
|
return "I40E_AQ_RC_EINVAL";
|
|
case I40E_AQ_RC_ENOTTY:
|
|
return "I40E_AQ_RC_ENOTTY";
|
|
case I40E_AQ_RC_ENOSPC:
|
|
return "I40E_AQ_RC_ENOSPC";
|
|
case I40E_AQ_RC_ENOSYS:
|
|
return "I40E_AQ_RC_ENOSYS";
|
|
case I40E_AQ_RC_ERANGE:
|
|
return "I40E_AQ_RC_ERANGE";
|
|
case I40E_AQ_RC_EFLUSHED:
|
|
return "I40E_AQ_RC_EFLUSHED";
|
|
case I40E_AQ_RC_BAD_ADDR:
|
|
return "I40E_AQ_RC_BAD_ADDR";
|
|
case I40E_AQ_RC_EMODE:
|
|
return "I40E_AQ_RC_EMODE";
|
|
case I40E_AQ_RC_EFBIG:
|
|
return "I40E_AQ_RC_EFBIG";
|
|
}
|
|
|
|
snprintf(hw->err_str, sizeof(hw->err_str), "%d", aq_err);
|
|
return hw->err_str;
|
|
}
|
|
|
|
/**
|
|
* i40evf_stat_str - convert status err code to a string
|
|
* @hw: pointer to the HW structure
|
|
* @stat_err: the status error code to convert
|
|
**/
|
|
const char *i40evf_stat_str(struct i40e_hw *hw, i40e_status stat_err)
|
|
{
|
|
switch (stat_err) {
|
|
case 0:
|
|
return "OK";
|
|
case I40E_ERR_NVM:
|
|
return "I40E_ERR_NVM";
|
|
case I40E_ERR_NVM_CHECKSUM:
|
|
return "I40E_ERR_NVM_CHECKSUM";
|
|
case I40E_ERR_PHY:
|
|
return "I40E_ERR_PHY";
|
|
case I40E_ERR_CONFIG:
|
|
return "I40E_ERR_CONFIG";
|
|
case I40E_ERR_PARAM:
|
|
return "I40E_ERR_PARAM";
|
|
case I40E_ERR_MAC_TYPE:
|
|
return "I40E_ERR_MAC_TYPE";
|
|
case I40E_ERR_UNKNOWN_PHY:
|
|
return "I40E_ERR_UNKNOWN_PHY";
|
|
case I40E_ERR_LINK_SETUP:
|
|
return "I40E_ERR_LINK_SETUP";
|
|
case I40E_ERR_ADAPTER_STOPPED:
|
|
return "I40E_ERR_ADAPTER_STOPPED";
|
|
case I40E_ERR_INVALID_MAC_ADDR:
|
|
return "I40E_ERR_INVALID_MAC_ADDR";
|
|
case I40E_ERR_DEVICE_NOT_SUPPORTED:
|
|
return "I40E_ERR_DEVICE_NOT_SUPPORTED";
|
|
case I40E_ERR_MASTER_REQUESTS_PENDING:
|
|
return "I40E_ERR_MASTER_REQUESTS_PENDING";
|
|
case I40E_ERR_INVALID_LINK_SETTINGS:
|
|
return "I40E_ERR_INVALID_LINK_SETTINGS";
|
|
case I40E_ERR_AUTONEG_NOT_COMPLETE:
|
|
return "I40E_ERR_AUTONEG_NOT_COMPLETE";
|
|
case I40E_ERR_RESET_FAILED:
|
|
return "I40E_ERR_RESET_FAILED";
|
|
case I40E_ERR_SWFW_SYNC:
|
|
return "I40E_ERR_SWFW_SYNC";
|
|
case I40E_ERR_NO_AVAILABLE_VSI:
|
|
return "I40E_ERR_NO_AVAILABLE_VSI";
|
|
case I40E_ERR_NO_MEMORY:
|
|
return "I40E_ERR_NO_MEMORY";
|
|
case I40E_ERR_BAD_PTR:
|
|
return "I40E_ERR_BAD_PTR";
|
|
case I40E_ERR_RING_FULL:
|
|
return "I40E_ERR_RING_FULL";
|
|
case I40E_ERR_INVALID_PD_ID:
|
|
return "I40E_ERR_INVALID_PD_ID";
|
|
case I40E_ERR_INVALID_QP_ID:
|
|
return "I40E_ERR_INVALID_QP_ID";
|
|
case I40E_ERR_INVALID_CQ_ID:
|
|
return "I40E_ERR_INVALID_CQ_ID";
|
|
case I40E_ERR_INVALID_CEQ_ID:
|
|
return "I40E_ERR_INVALID_CEQ_ID";
|
|
case I40E_ERR_INVALID_AEQ_ID:
|
|
return "I40E_ERR_INVALID_AEQ_ID";
|
|
case I40E_ERR_INVALID_SIZE:
|
|
return "I40E_ERR_INVALID_SIZE";
|
|
case I40E_ERR_INVALID_ARP_INDEX:
|
|
return "I40E_ERR_INVALID_ARP_INDEX";
|
|
case I40E_ERR_INVALID_FPM_FUNC_ID:
|
|
return "I40E_ERR_INVALID_FPM_FUNC_ID";
|
|
case I40E_ERR_QP_INVALID_MSG_SIZE:
|
|
return "I40E_ERR_QP_INVALID_MSG_SIZE";
|
|
case I40E_ERR_QP_TOOMANY_WRS_POSTED:
|
|
return "I40E_ERR_QP_TOOMANY_WRS_POSTED";
|
|
case I40E_ERR_INVALID_FRAG_COUNT:
|
|
return "I40E_ERR_INVALID_FRAG_COUNT";
|
|
case I40E_ERR_QUEUE_EMPTY:
|
|
return "I40E_ERR_QUEUE_EMPTY";
|
|
case I40E_ERR_INVALID_ALIGNMENT:
|
|
return "I40E_ERR_INVALID_ALIGNMENT";
|
|
case I40E_ERR_FLUSHED_QUEUE:
|
|
return "I40E_ERR_FLUSHED_QUEUE";
|
|
case I40E_ERR_INVALID_PUSH_PAGE_INDEX:
|
|
return "I40E_ERR_INVALID_PUSH_PAGE_INDEX";
|
|
case I40E_ERR_INVALID_IMM_DATA_SIZE:
|
|
return "I40E_ERR_INVALID_IMM_DATA_SIZE";
|
|
case I40E_ERR_TIMEOUT:
|
|
return "I40E_ERR_TIMEOUT";
|
|
case I40E_ERR_OPCODE_MISMATCH:
|
|
return "I40E_ERR_OPCODE_MISMATCH";
|
|
case I40E_ERR_CQP_COMPL_ERROR:
|
|
return "I40E_ERR_CQP_COMPL_ERROR";
|
|
case I40E_ERR_INVALID_VF_ID:
|
|
return "I40E_ERR_INVALID_VF_ID";
|
|
case I40E_ERR_INVALID_HMCFN_ID:
|
|
return "I40E_ERR_INVALID_HMCFN_ID";
|
|
case I40E_ERR_BACKING_PAGE_ERROR:
|
|
return "I40E_ERR_BACKING_PAGE_ERROR";
|
|
case I40E_ERR_NO_PBLCHUNKS_AVAILABLE:
|
|
return "I40E_ERR_NO_PBLCHUNKS_AVAILABLE";
|
|
case I40E_ERR_INVALID_PBLE_INDEX:
|
|
return "I40E_ERR_INVALID_PBLE_INDEX";
|
|
case I40E_ERR_INVALID_SD_INDEX:
|
|
return "I40E_ERR_INVALID_SD_INDEX";
|
|
case I40E_ERR_INVALID_PAGE_DESC_INDEX:
|
|
return "I40E_ERR_INVALID_PAGE_DESC_INDEX";
|
|
case I40E_ERR_INVALID_SD_TYPE:
|
|
return "I40E_ERR_INVALID_SD_TYPE";
|
|
case I40E_ERR_MEMCPY_FAILED:
|
|
return "I40E_ERR_MEMCPY_FAILED";
|
|
case I40E_ERR_INVALID_HMC_OBJ_INDEX:
|
|
return "I40E_ERR_INVALID_HMC_OBJ_INDEX";
|
|
case I40E_ERR_INVALID_HMC_OBJ_COUNT:
|
|
return "I40E_ERR_INVALID_HMC_OBJ_COUNT";
|
|
case I40E_ERR_INVALID_SRQ_ARM_LIMIT:
|
|
return "I40E_ERR_INVALID_SRQ_ARM_LIMIT";
|
|
case I40E_ERR_SRQ_ENABLED:
|
|
return "I40E_ERR_SRQ_ENABLED";
|
|
case I40E_ERR_ADMIN_QUEUE_ERROR:
|
|
return "I40E_ERR_ADMIN_QUEUE_ERROR";
|
|
case I40E_ERR_ADMIN_QUEUE_TIMEOUT:
|
|
return "I40E_ERR_ADMIN_QUEUE_TIMEOUT";
|
|
case I40E_ERR_BUF_TOO_SHORT:
|
|
return "I40E_ERR_BUF_TOO_SHORT";
|
|
case I40E_ERR_ADMIN_QUEUE_FULL:
|
|
return "I40E_ERR_ADMIN_QUEUE_FULL";
|
|
case I40E_ERR_ADMIN_QUEUE_NO_WORK:
|
|
return "I40E_ERR_ADMIN_QUEUE_NO_WORK";
|
|
case I40E_ERR_BAD_IWARP_CQE:
|
|
return "I40E_ERR_BAD_IWARP_CQE";
|
|
case I40E_ERR_NVM_BLANK_MODE:
|
|
return "I40E_ERR_NVM_BLANK_MODE";
|
|
case I40E_ERR_NOT_IMPLEMENTED:
|
|
return "I40E_ERR_NOT_IMPLEMENTED";
|
|
case I40E_ERR_PE_DOORBELL_NOT_ENABLED:
|
|
return "I40E_ERR_PE_DOORBELL_NOT_ENABLED";
|
|
case I40E_ERR_DIAG_TEST_FAILED:
|
|
return "I40E_ERR_DIAG_TEST_FAILED";
|
|
case I40E_ERR_NOT_READY:
|
|
return "I40E_ERR_NOT_READY";
|
|
case I40E_NOT_SUPPORTED:
|
|
return "I40E_NOT_SUPPORTED";
|
|
case I40E_ERR_FIRMWARE_API_VERSION:
|
|
return "I40E_ERR_FIRMWARE_API_VERSION";
|
|
}
|
|
|
|
snprintf(hw->err_str, sizeof(hw->err_str), "%d", stat_err);
|
|
return hw->err_str;
|
|
}
|
|
|
|
/**
|
|
* i40evf_debug_aq
|
|
* @hw: debug mask related to admin queue
|
|
* @mask: debug mask
|
|
* @desc: pointer to admin queue descriptor
|
|
* @buffer: pointer to command buffer
|
|
* @buf_len: max length of buffer
|
|
*
|
|
* Dumps debug log about adminq command with descriptor contents.
|
|
**/
|
|
void i40evf_debug_aq(struct i40e_hw *hw, enum i40e_debug_mask mask, void *desc,
|
|
void *buffer, u16 buf_len)
|
|
{
|
|
struct i40e_aq_desc *aq_desc = (struct i40e_aq_desc *)desc;
|
|
u8 *buf = (u8 *)buffer;
|
|
|
|
if ((!(mask & hw->debug_mask)) || (desc == NULL))
|
|
return;
|
|
|
|
i40e_debug(hw, mask,
|
|
"AQ CMD: opcode 0x%04X, flags 0x%04X, datalen 0x%04X, retval 0x%04X\n",
|
|
le16_to_cpu(aq_desc->opcode),
|
|
le16_to_cpu(aq_desc->flags),
|
|
le16_to_cpu(aq_desc->datalen),
|
|
le16_to_cpu(aq_desc->retval));
|
|
i40e_debug(hw, mask, "\tcookie (h,l) 0x%08X 0x%08X\n",
|
|
le32_to_cpu(aq_desc->cookie_high),
|
|
le32_to_cpu(aq_desc->cookie_low));
|
|
i40e_debug(hw, mask, "\tparam (0,1) 0x%08X 0x%08X\n",
|
|
le32_to_cpu(aq_desc->params.internal.param0),
|
|
le32_to_cpu(aq_desc->params.internal.param1));
|
|
i40e_debug(hw, mask, "\taddr (h,l) 0x%08X 0x%08X\n",
|
|
le32_to_cpu(aq_desc->params.external.addr_high),
|
|
le32_to_cpu(aq_desc->params.external.addr_low));
|
|
|
|
if ((buffer != NULL) && (aq_desc->datalen != 0)) {
|
|
u16 len = le16_to_cpu(aq_desc->datalen);
|
|
|
|
i40e_debug(hw, mask, "AQ CMD Buffer:\n");
|
|
if (buf_len < len)
|
|
len = buf_len;
|
|
/* write the full 16-byte chunks */
|
|
if (hw->debug_mask & mask) {
|
|
char prefix[27];
|
|
|
|
snprintf(prefix, sizeof(prefix),
|
|
"i40evf %02x:%02x.%x: \t0x",
|
|
hw->bus.bus_id,
|
|
hw->bus.device,
|
|
hw->bus.func);
|
|
|
|
print_hex_dump(KERN_INFO, prefix, DUMP_PREFIX_OFFSET,
|
|
16, 1, buf, len, false);
|
|
}
|
|
}
|
|
}
|
|
|
|
/**
|
|
* i40evf_check_asq_alive
|
|
* @hw: pointer to the hw struct
|
|
*
|
|
* Returns true if Queue is enabled else false.
|
|
**/
|
|
bool i40evf_check_asq_alive(struct i40e_hw *hw)
|
|
{
|
|
if (hw->aq.asq.len)
|
|
return !!(rd32(hw, hw->aq.asq.len) &
|
|
I40E_VF_ATQLEN1_ATQENABLE_MASK);
|
|
else
|
|
return false;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_queue_shutdown
|
|
* @hw: pointer to the hw struct
|
|
* @unloading: is the driver unloading itself
|
|
*
|
|
* Tell the Firmware that we're shutting down the AdminQ and whether
|
|
* or not the driver is unloading as well.
|
|
**/
|
|
i40e_status i40evf_aq_queue_shutdown(struct i40e_hw *hw,
|
|
bool unloading)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_queue_shutdown *cmd =
|
|
(struct i40e_aqc_queue_shutdown *)&desc.params.raw;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_queue_shutdown);
|
|
|
|
if (unloading)
|
|
cmd->driver_unloading = cpu_to_le32(I40E_AQ_DRIVER_UNLOADING);
|
|
status = i40evf_asq_send_command(hw, &desc, NULL, 0, NULL);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40e_aq_get_set_rss_lut
|
|
* @hw: pointer to the hardware structure
|
|
* @vsi_id: vsi fw index
|
|
* @pf_lut: for PF table set true, for VSI table set false
|
|
* @lut: pointer to the lut buffer provided by the caller
|
|
* @lut_size: size of the lut buffer
|
|
* @set: set true to set the table, false to get the table
|
|
*
|
|
* Internal function to get or set RSS look up table
|
|
**/
|
|
static i40e_status i40e_aq_get_set_rss_lut(struct i40e_hw *hw,
|
|
u16 vsi_id, bool pf_lut,
|
|
u8 *lut, u16 lut_size,
|
|
bool set)
|
|
{
|
|
i40e_status status;
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_get_set_rss_lut *cmd_resp =
|
|
(struct i40e_aqc_get_set_rss_lut *)&desc.params.raw;
|
|
|
|
if (set)
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_set_rss_lut);
|
|
else
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_get_rss_lut);
|
|
|
|
/* Indirect command */
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF);
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_RD);
|
|
|
|
cmd_resp->vsi_id =
|
|
cpu_to_le16((u16)((vsi_id <<
|
|
I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT) &
|
|
I40E_AQC_SET_RSS_LUT_VSI_ID_MASK));
|
|
cmd_resp->vsi_id |= cpu_to_le16((u16)I40E_AQC_SET_RSS_LUT_VSI_VALID);
|
|
|
|
if (pf_lut)
|
|
cmd_resp->flags |= cpu_to_le16((u16)
|
|
((I40E_AQC_SET_RSS_LUT_TABLE_TYPE_PF <<
|
|
I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT) &
|
|
I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK));
|
|
else
|
|
cmd_resp->flags |= cpu_to_le16((u16)
|
|
((I40E_AQC_SET_RSS_LUT_TABLE_TYPE_VSI <<
|
|
I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT) &
|
|
I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK));
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, lut, lut_size, NULL);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_get_rss_lut
|
|
* @hw: pointer to the hardware structure
|
|
* @vsi_id: vsi fw index
|
|
* @pf_lut: for PF table set true, for VSI table set false
|
|
* @lut: pointer to the lut buffer provided by the caller
|
|
* @lut_size: size of the lut buffer
|
|
*
|
|
* get the RSS lookup table, PF or VSI type
|
|
**/
|
|
i40e_status i40evf_aq_get_rss_lut(struct i40e_hw *hw, u16 vsi_id,
|
|
bool pf_lut, u8 *lut, u16 lut_size)
|
|
{
|
|
return i40e_aq_get_set_rss_lut(hw, vsi_id, pf_lut, lut, lut_size,
|
|
false);
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_set_rss_lut
|
|
* @hw: pointer to the hardware structure
|
|
* @vsi_id: vsi fw index
|
|
* @pf_lut: for PF table set true, for VSI table set false
|
|
* @lut: pointer to the lut buffer provided by the caller
|
|
* @lut_size: size of the lut buffer
|
|
*
|
|
* set the RSS lookup table, PF or VSI type
|
|
**/
|
|
i40e_status i40evf_aq_set_rss_lut(struct i40e_hw *hw, u16 vsi_id,
|
|
bool pf_lut, u8 *lut, u16 lut_size)
|
|
{
|
|
return i40e_aq_get_set_rss_lut(hw, vsi_id, pf_lut, lut, lut_size, true);
|
|
}
|
|
|
|
/**
|
|
* i40e_aq_get_set_rss_key
|
|
* @hw: pointer to the hw struct
|
|
* @vsi_id: vsi fw index
|
|
* @key: pointer to key info struct
|
|
* @set: set true to set the key, false to get the key
|
|
*
|
|
* get the RSS key per VSI
|
|
**/
|
|
static i40e_status i40e_aq_get_set_rss_key(struct i40e_hw *hw,
|
|
u16 vsi_id,
|
|
struct i40e_aqc_get_set_rss_key_data *key,
|
|
bool set)
|
|
{
|
|
i40e_status status;
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_get_set_rss_key *cmd_resp =
|
|
(struct i40e_aqc_get_set_rss_key *)&desc.params.raw;
|
|
u16 key_size = sizeof(struct i40e_aqc_get_set_rss_key_data);
|
|
|
|
if (set)
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_set_rss_key);
|
|
else
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_get_rss_key);
|
|
|
|
/* Indirect command */
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF);
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_RD);
|
|
|
|
cmd_resp->vsi_id =
|
|
cpu_to_le16((u16)((vsi_id <<
|
|
I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT) &
|
|
I40E_AQC_SET_RSS_KEY_VSI_ID_MASK));
|
|
cmd_resp->vsi_id |= cpu_to_le16((u16)I40E_AQC_SET_RSS_KEY_VSI_VALID);
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, key, key_size, NULL);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_get_rss_key
|
|
* @hw: pointer to the hw struct
|
|
* @vsi_id: vsi fw index
|
|
* @key: pointer to key info struct
|
|
*
|
|
**/
|
|
i40e_status i40evf_aq_get_rss_key(struct i40e_hw *hw,
|
|
u16 vsi_id,
|
|
struct i40e_aqc_get_set_rss_key_data *key)
|
|
{
|
|
return i40e_aq_get_set_rss_key(hw, vsi_id, key, false);
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_set_rss_key
|
|
* @hw: pointer to the hw struct
|
|
* @vsi_id: vsi fw index
|
|
* @key: pointer to key info struct
|
|
*
|
|
* set the RSS key per VSI
|
|
**/
|
|
i40e_status i40evf_aq_set_rss_key(struct i40e_hw *hw,
|
|
u16 vsi_id,
|
|
struct i40e_aqc_get_set_rss_key_data *key)
|
|
{
|
|
return i40e_aq_get_set_rss_key(hw, vsi_id, key, true);
|
|
}
|
|
|
|
|
|
/* The i40evf_ptype_lookup table is used to convert from the 8-bit ptype in the
|
|
* hardware to a bit-field that can be used by SW to more easily determine the
|
|
* packet type.
|
|
*
|
|
* Macros are used to shorten the table lines and make this table human
|
|
* readable.
|
|
*
|
|
* We store the PTYPE in the top byte of the bit field - this is just so that
|
|
* we can check that the table doesn't have a row missing, as the index into
|
|
* the table should be the PTYPE.
|
|
*
|
|
* Typical work flow:
|
|
*
|
|
* IF NOT i40evf_ptype_lookup[ptype].known
|
|
* THEN
|
|
* Packet is unknown
|
|
* ELSE IF i40evf_ptype_lookup[ptype].outer_ip == I40E_RX_PTYPE_OUTER_IP
|
|
* Use the rest of the fields to look at the tunnels, inner protocols, etc
|
|
* ELSE
|
|
* Use the enum i40e_rx_l2_ptype to decode the packet type
|
|
* ENDIF
|
|
*/
|
|
|
|
/* macro to make the table lines short */
|
|
#define I40E_PTT(PTYPE, OUTER_IP, OUTER_IP_VER, OUTER_FRAG, T, TE, TEF, I, PL)\
|
|
{ PTYPE, \
|
|
1, \
|
|
I40E_RX_PTYPE_OUTER_##OUTER_IP, \
|
|
I40E_RX_PTYPE_OUTER_##OUTER_IP_VER, \
|
|
I40E_RX_PTYPE_##OUTER_FRAG, \
|
|
I40E_RX_PTYPE_TUNNEL_##T, \
|
|
I40E_RX_PTYPE_TUNNEL_END_##TE, \
|
|
I40E_RX_PTYPE_##TEF, \
|
|
I40E_RX_PTYPE_INNER_PROT_##I, \
|
|
I40E_RX_PTYPE_PAYLOAD_LAYER_##PL }
|
|
|
|
#define I40E_PTT_UNUSED_ENTRY(PTYPE) \
|
|
{ PTYPE, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
|
|
|
|
/* shorter macros makes the table fit but are terse */
|
|
#define I40E_RX_PTYPE_NOF I40E_RX_PTYPE_NOT_FRAG
|
|
#define I40E_RX_PTYPE_FRG I40E_RX_PTYPE_FRAG
|
|
#define I40E_RX_PTYPE_INNER_PROT_TS I40E_RX_PTYPE_INNER_PROT_TIMESYNC
|
|
|
|
/* Lookup table mapping the HW PTYPE to the bit field for decoding */
|
|
struct i40e_rx_ptype_decoded i40evf_ptype_lookup[] = {
|
|
/* L2 Packet types */
|
|
I40E_PTT_UNUSED_ENTRY(0),
|
|
I40E_PTT(1, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2),
|
|
I40E_PTT(2, L2, NONE, NOF, NONE, NONE, NOF, TS, PAY2),
|
|
I40E_PTT(3, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2),
|
|
I40E_PTT_UNUSED_ENTRY(4),
|
|
I40E_PTT_UNUSED_ENTRY(5),
|
|
I40E_PTT(6, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2),
|
|
I40E_PTT(7, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2),
|
|
I40E_PTT_UNUSED_ENTRY(8),
|
|
I40E_PTT_UNUSED_ENTRY(9),
|
|
I40E_PTT(10, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2),
|
|
I40E_PTT(11, L2, NONE, NOF, NONE, NONE, NOF, NONE, NONE),
|
|
I40E_PTT(12, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(13, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(14, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(15, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(16, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(17, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(18, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(19, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(20, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(21, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
|
|
/* Non Tunneled IPv4 */
|
|
I40E_PTT(22, IP, IPV4, FRG, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(23, IP, IPV4, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(24, IP, IPV4, NOF, NONE, NONE, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(25),
|
|
I40E_PTT(26, IP, IPV4, NOF, NONE, NONE, NOF, TCP, PAY4),
|
|
I40E_PTT(27, IP, IPV4, NOF, NONE, NONE, NOF, SCTP, PAY4),
|
|
I40E_PTT(28, IP, IPV4, NOF, NONE, NONE, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> IPv4 */
|
|
I40E_PTT(29, IP, IPV4, NOF, IP_IP, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(30, IP, IPV4, NOF, IP_IP, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(31, IP, IPV4, NOF, IP_IP, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(32),
|
|
I40E_PTT(33, IP, IPV4, NOF, IP_IP, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(34, IP, IPV4, NOF, IP_IP, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(35, IP, IPV4, NOF, IP_IP, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> IPv6 */
|
|
I40E_PTT(36, IP, IPV4, NOF, IP_IP, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(37, IP, IPV4, NOF, IP_IP, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(38, IP, IPV4, NOF, IP_IP, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(39),
|
|
I40E_PTT(40, IP, IPV4, NOF, IP_IP, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(41, IP, IPV4, NOF, IP_IP, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(42, IP, IPV4, NOF, IP_IP, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> GRE/NAT */
|
|
I40E_PTT(43, IP, IPV4, NOF, IP_GRENAT, NONE, NOF, NONE, PAY3),
|
|
|
|
/* IPv4 --> GRE/NAT --> IPv4 */
|
|
I40E_PTT(44, IP, IPV4, NOF, IP_GRENAT, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(45, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(46, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(47),
|
|
I40E_PTT(48, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(49, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(50, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> GRE/NAT --> IPv6 */
|
|
I40E_PTT(51, IP, IPV4, NOF, IP_GRENAT, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(52, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(53, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(54),
|
|
I40E_PTT(55, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(56, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(57, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> GRE/NAT --> MAC */
|
|
I40E_PTT(58, IP, IPV4, NOF, IP_GRENAT_MAC, NONE, NOF, NONE, PAY3),
|
|
|
|
/* IPv4 --> GRE/NAT --> MAC --> IPv4 */
|
|
I40E_PTT(59, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(60, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(61, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(62),
|
|
I40E_PTT(63, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(64, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(65, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> GRE/NAT -> MAC --> IPv6 */
|
|
I40E_PTT(66, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(67, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(68, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(69),
|
|
I40E_PTT(70, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(71, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(72, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 --> GRE/NAT --> MAC/VLAN */
|
|
I40E_PTT(73, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, NONE, NOF, NONE, PAY3),
|
|
|
|
/* IPv4 ---> GRE/NAT -> MAC/VLAN --> IPv4 */
|
|
I40E_PTT(74, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(75, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(76, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(77),
|
|
I40E_PTT(78, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(79, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(80, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv4 -> GRE/NAT -> MAC/VLAN --> IPv6 */
|
|
I40E_PTT(81, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(82, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(83, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(84),
|
|
I40E_PTT(85, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(86, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(87, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* Non Tunneled IPv6 */
|
|
I40E_PTT(88, IP, IPV6, FRG, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(89, IP, IPV6, NOF, NONE, NONE, NOF, NONE, PAY3),
|
|
I40E_PTT(90, IP, IPV6, NOF, NONE, NONE, NOF, UDP, PAY3),
|
|
I40E_PTT_UNUSED_ENTRY(91),
|
|
I40E_PTT(92, IP, IPV6, NOF, NONE, NONE, NOF, TCP, PAY4),
|
|
I40E_PTT(93, IP, IPV6, NOF, NONE, NONE, NOF, SCTP, PAY4),
|
|
I40E_PTT(94, IP, IPV6, NOF, NONE, NONE, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> IPv4 */
|
|
I40E_PTT(95, IP, IPV6, NOF, IP_IP, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(96, IP, IPV6, NOF, IP_IP, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(97, IP, IPV6, NOF, IP_IP, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(98),
|
|
I40E_PTT(99, IP, IPV6, NOF, IP_IP, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(100, IP, IPV6, NOF, IP_IP, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(101, IP, IPV6, NOF, IP_IP, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> IPv6 */
|
|
I40E_PTT(102, IP, IPV6, NOF, IP_IP, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(103, IP, IPV6, NOF, IP_IP, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(104, IP, IPV6, NOF, IP_IP, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(105),
|
|
I40E_PTT(106, IP, IPV6, NOF, IP_IP, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(107, IP, IPV6, NOF, IP_IP, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(108, IP, IPV6, NOF, IP_IP, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> GRE/NAT */
|
|
I40E_PTT(109, IP, IPV6, NOF, IP_GRENAT, NONE, NOF, NONE, PAY3),
|
|
|
|
/* IPv6 --> GRE/NAT -> IPv4 */
|
|
I40E_PTT(110, IP, IPV6, NOF, IP_GRENAT, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(111, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(112, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(113),
|
|
I40E_PTT(114, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(115, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(116, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> GRE/NAT -> IPv6 */
|
|
I40E_PTT(117, IP, IPV6, NOF, IP_GRENAT, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(118, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(119, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(120),
|
|
I40E_PTT(121, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(122, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(123, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> GRE/NAT -> MAC */
|
|
I40E_PTT(124, IP, IPV6, NOF, IP_GRENAT_MAC, NONE, NOF, NONE, PAY3),
|
|
|
|
/* IPv6 --> GRE/NAT -> MAC -> IPv4 */
|
|
I40E_PTT(125, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(126, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(127, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(128),
|
|
I40E_PTT(129, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(130, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(131, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> GRE/NAT -> MAC -> IPv6 */
|
|
I40E_PTT(132, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(133, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(134, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(135),
|
|
I40E_PTT(136, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(137, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(138, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> GRE/NAT -> MAC/VLAN */
|
|
I40E_PTT(139, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, NONE, NOF, NONE, PAY3),
|
|
|
|
/* IPv6 --> GRE/NAT -> MAC/VLAN --> IPv4 */
|
|
I40E_PTT(140, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, FRG, NONE, PAY3),
|
|
I40E_PTT(141, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, NONE, PAY3),
|
|
I40E_PTT(142, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(143),
|
|
I40E_PTT(144, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, TCP, PAY4),
|
|
I40E_PTT(145, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, SCTP, PAY4),
|
|
I40E_PTT(146, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, ICMP, PAY4),
|
|
|
|
/* IPv6 --> GRE/NAT -> MAC/VLAN --> IPv6 */
|
|
I40E_PTT(147, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, FRG, NONE, PAY3),
|
|
I40E_PTT(148, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, NONE, PAY3),
|
|
I40E_PTT(149, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, UDP, PAY4),
|
|
I40E_PTT_UNUSED_ENTRY(150),
|
|
I40E_PTT(151, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, TCP, PAY4),
|
|
I40E_PTT(152, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, SCTP, PAY4),
|
|
I40E_PTT(153, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, ICMP, PAY4),
|
|
|
|
/* unused entries */
|
|
I40E_PTT_UNUSED_ENTRY(154),
|
|
I40E_PTT_UNUSED_ENTRY(155),
|
|
I40E_PTT_UNUSED_ENTRY(156),
|
|
I40E_PTT_UNUSED_ENTRY(157),
|
|
I40E_PTT_UNUSED_ENTRY(158),
|
|
I40E_PTT_UNUSED_ENTRY(159),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(160),
|
|
I40E_PTT_UNUSED_ENTRY(161),
|
|
I40E_PTT_UNUSED_ENTRY(162),
|
|
I40E_PTT_UNUSED_ENTRY(163),
|
|
I40E_PTT_UNUSED_ENTRY(164),
|
|
I40E_PTT_UNUSED_ENTRY(165),
|
|
I40E_PTT_UNUSED_ENTRY(166),
|
|
I40E_PTT_UNUSED_ENTRY(167),
|
|
I40E_PTT_UNUSED_ENTRY(168),
|
|
I40E_PTT_UNUSED_ENTRY(169),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(170),
|
|
I40E_PTT_UNUSED_ENTRY(171),
|
|
I40E_PTT_UNUSED_ENTRY(172),
|
|
I40E_PTT_UNUSED_ENTRY(173),
|
|
I40E_PTT_UNUSED_ENTRY(174),
|
|
I40E_PTT_UNUSED_ENTRY(175),
|
|
I40E_PTT_UNUSED_ENTRY(176),
|
|
I40E_PTT_UNUSED_ENTRY(177),
|
|
I40E_PTT_UNUSED_ENTRY(178),
|
|
I40E_PTT_UNUSED_ENTRY(179),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(180),
|
|
I40E_PTT_UNUSED_ENTRY(181),
|
|
I40E_PTT_UNUSED_ENTRY(182),
|
|
I40E_PTT_UNUSED_ENTRY(183),
|
|
I40E_PTT_UNUSED_ENTRY(184),
|
|
I40E_PTT_UNUSED_ENTRY(185),
|
|
I40E_PTT_UNUSED_ENTRY(186),
|
|
I40E_PTT_UNUSED_ENTRY(187),
|
|
I40E_PTT_UNUSED_ENTRY(188),
|
|
I40E_PTT_UNUSED_ENTRY(189),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(190),
|
|
I40E_PTT_UNUSED_ENTRY(191),
|
|
I40E_PTT_UNUSED_ENTRY(192),
|
|
I40E_PTT_UNUSED_ENTRY(193),
|
|
I40E_PTT_UNUSED_ENTRY(194),
|
|
I40E_PTT_UNUSED_ENTRY(195),
|
|
I40E_PTT_UNUSED_ENTRY(196),
|
|
I40E_PTT_UNUSED_ENTRY(197),
|
|
I40E_PTT_UNUSED_ENTRY(198),
|
|
I40E_PTT_UNUSED_ENTRY(199),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(200),
|
|
I40E_PTT_UNUSED_ENTRY(201),
|
|
I40E_PTT_UNUSED_ENTRY(202),
|
|
I40E_PTT_UNUSED_ENTRY(203),
|
|
I40E_PTT_UNUSED_ENTRY(204),
|
|
I40E_PTT_UNUSED_ENTRY(205),
|
|
I40E_PTT_UNUSED_ENTRY(206),
|
|
I40E_PTT_UNUSED_ENTRY(207),
|
|
I40E_PTT_UNUSED_ENTRY(208),
|
|
I40E_PTT_UNUSED_ENTRY(209),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(210),
|
|
I40E_PTT_UNUSED_ENTRY(211),
|
|
I40E_PTT_UNUSED_ENTRY(212),
|
|
I40E_PTT_UNUSED_ENTRY(213),
|
|
I40E_PTT_UNUSED_ENTRY(214),
|
|
I40E_PTT_UNUSED_ENTRY(215),
|
|
I40E_PTT_UNUSED_ENTRY(216),
|
|
I40E_PTT_UNUSED_ENTRY(217),
|
|
I40E_PTT_UNUSED_ENTRY(218),
|
|
I40E_PTT_UNUSED_ENTRY(219),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(220),
|
|
I40E_PTT_UNUSED_ENTRY(221),
|
|
I40E_PTT_UNUSED_ENTRY(222),
|
|
I40E_PTT_UNUSED_ENTRY(223),
|
|
I40E_PTT_UNUSED_ENTRY(224),
|
|
I40E_PTT_UNUSED_ENTRY(225),
|
|
I40E_PTT_UNUSED_ENTRY(226),
|
|
I40E_PTT_UNUSED_ENTRY(227),
|
|
I40E_PTT_UNUSED_ENTRY(228),
|
|
I40E_PTT_UNUSED_ENTRY(229),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(230),
|
|
I40E_PTT_UNUSED_ENTRY(231),
|
|
I40E_PTT_UNUSED_ENTRY(232),
|
|
I40E_PTT_UNUSED_ENTRY(233),
|
|
I40E_PTT_UNUSED_ENTRY(234),
|
|
I40E_PTT_UNUSED_ENTRY(235),
|
|
I40E_PTT_UNUSED_ENTRY(236),
|
|
I40E_PTT_UNUSED_ENTRY(237),
|
|
I40E_PTT_UNUSED_ENTRY(238),
|
|
I40E_PTT_UNUSED_ENTRY(239),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(240),
|
|
I40E_PTT_UNUSED_ENTRY(241),
|
|
I40E_PTT_UNUSED_ENTRY(242),
|
|
I40E_PTT_UNUSED_ENTRY(243),
|
|
I40E_PTT_UNUSED_ENTRY(244),
|
|
I40E_PTT_UNUSED_ENTRY(245),
|
|
I40E_PTT_UNUSED_ENTRY(246),
|
|
I40E_PTT_UNUSED_ENTRY(247),
|
|
I40E_PTT_UNUSED_ENTRY(248),
|
|
I40E_PTT_UNUSED_ENTRY(249),
|
|
|
|
I40E_PTT_UNUSED_ENTRY(250),
|
|
I40E_PTT_UNUSED_ENTRY(251),
|
|
I40E_PTT_UNUSED_ENTRY(252),
|
|
I40E_PTT_UNUSED_ENTRY(253),
|
|
I40E_PTT_UNUSED_ENTRY(254),
|
|
I40E_PTT_UNUSED_ENTRY(255)
|
|
};
|
|
|
|
/**
|
|
* i40evf_aq_rx_ctl_read_register - use FW to read from an Rx control register
|
|
* @hw: pointer to the hw struct
|
|
* @reg_addr: register address
|
|
* @reg_val: ptr to register value
|
|
* @cmd_details: pointer to command details structure or NULL
|
|
*
|
|
* Use the firmware to read the Rx control register,
|
|
* especially useful if the Rx unit is under heavy pressure
|
|
**/
|
|
i40e_status i40evf_aq_rx_ctl_read_register(struct i40e_hw *hw,
|
|
u32 reg_addr, u32 *reg_val,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_rx_ctl_reg_read_write *cmd_resp =
|
|
(struct i40e_aqc_rx_ctl_reg_read_write *)&desc.params.raw;
|
|
i40e_status status;
|
|
|
|
if (!reg_val)
|
|
return I40E_ERR_PARAM;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_rx_ctl_reg_read);
|
|
|
|
cmd_resp->address = cpu_to_le32(reg_addr);
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, NULL, 0, cmd_details);
|
|
|
|
if (status == 0)
|
|
*reg_val = le32_to_cpu(cmd_resp->value);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_read_rx_ctl - read from an Rx control register
|
|
* @hw: pointer to the hw struct
|
|
* @reg_addr: register address
|
|
**/
|
|
u32 i40evf_read_rx_ctl(struct i40e_hw *hw, u32 reg_addr)
|
|
{
|
|
i40e_status status = 0;
|
|
bool use_register;
|
|
int retry = 5;
|
|
u32 val = 0;
|
|
|
|
use_register = (((hw->aq.api_maj_ver == 1) &&
|
|
(hw->aq.api_min_ver < 5)) ||
|
|
(hw->mac.type == I40E_MAC_X722));
|
|
if (!use_register) {
|
|
do_retry:
|
|
status = i40evf_aq_rx_ctl_read_register(hw, reg_addr,
|
|
&val, NULL);
|
|
if (hw->aq.asq_last_status == I40E_AQ_RC_EAGAIN && retry) {
|
|
usleep_range(1000, 2000);
|
|
retry--;
|
|
goto do_retry;
|
|
}
|
|
}
|
|
|
|
/* if the AQ access failed, try the old-fashioned way */
|
|
if (status || use_register)
|
|
val = rd32(hw, reg_addr);
|
|
|
|
return val;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_rx_ctl_write_register
|
|
* @hw: pointer to the hw struct
|
|
* @reg_addr: register address
|
|
* @reg_val: register value
|
|
* @cmd_details: pointer to command details structure or NULL
|
|
*
|
|
* Use the firmware to write to an Rx control register,
|
|
* especially useful if the Rx unit is under heavy pressure
|
|
**/
|
|
i40e_status i40evf_aq_rx_ctl_write_register(struct i40e_hw *hw,
|
|
u32 reg_addr, u32 reg_val,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_rx_ctl_reg_read_write *cmd =
|
|
(struct i40e_aqc_rx_ctl_reg_read_write *)&desc.params.raw;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_rx_ctl_reg_write);
|
|
|
|
cmd->address = cpu_to_le32(reg_addr);
|
|
cmd->value = cpu_to_le32(reg_val);
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, NULL, 0, cmd_details);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_write_rx_ctl - write to an Rx control register
|
|
* @hw: pointer to the hw struct
|
|
* @reg_addr: register address
|
|
* @reg_val: register value
|
|
**/
|
|
void i40evf_write_rx_ctl(struct i40e_hw *hw, u32 reg_addr, u32 reg_val)
|
|
{
|
|
i40e_status status = 0;
|
|
bool use_register;
|
|
int retry = 5;
|
|
|
|
use_register = (((hw->aq.api_maj_ver == 1) &&
|
|
(hw->aq.api_min_ver < 5)) ||
|
|
(hw->mac.type == I40E_MAC_X722));
|
|
if (!use_register) {
|
|
do_retry:
|
|
status = i40evf_aq_rx_ctl_write_register(hw, reg_addr,
|
|
reg_val, NULL);
|
|
if (hw->aq.asq_last_status == I40E_AQ_RC_EAGAIN && retry) {
|
|
usleep_range(1000, 2000);
|
|
retry--;
|
|
goto do_retry;
|
|
}
|
|
}
|
|
|
|
/* if the AQ access failed, try the old-fashioned way */
|
|
if (status || use_register)
|
|
wr32(hw, reg_addr, reg_val);
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_set_phy_register
|
|
* @hw: pointer to the hw struct
|
|
* @phy_select: select which phy should be accessed
|
|
* @dev_addr: PHY device address
|
|
* @reg_addr: PHY register address
|
|
* @reg_val: new register value
|
|
* @cmd_details: pointer to command details structure or NULL
|
|
*
|
|
* Reset the external PHY.
|
|
**/
|
|
i40e_status i40evf_aq_set_phy_register(struct i40e_hw *hw,
|
|
u8 phy_select, u8 dev_addr,
|
|
u32 reg_addr, u32 reg_val,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_phy_register_access *cmd =
|
|
(struct i40e_aqc_phy_register_access *)&desc.params.raw;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_set_phy_register);
|
|
|
|
cmd->phy_interface = phy_select;
|
|
cmd->dev_address = dev_addr;
|
|
cmd->reg_address = cpu_to_le32(reg_addr);
|
|
cmd->reg_value = cpu_to_le32(reg_val);
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, NULL, 0, cmd_details);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_get_phy_register
|
|
* @hw: pointer to the hw struct
|
|
* @phy_select: select which phy should be accessed
|
|
* @dev_addr: PHY device address
|
|
* @reg_addr: PHY register address
|
|
* @reg_val: read register value
|
|
* @cmd_details: pointer to command details structure or NULL
|
|
*
|
|
* Reset the external PHY.
|
|
**/
|
|
i40e_status i40evf_aq_get_phy_register(struct i40e_hw *hw,
|
|
u8 phy_select, u8 dev_addr,
|
|
u32 reg_addr, u32 *reg_val,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_phy_register_access *cmd =
|
|
(struct i40e_aqc_phy_register_access *)&desc.params.raw;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_get_phy_register);
|
|
|
|
cmd->phy_interface = phy_select;
|
|
cmd->dev_address = dev_addr;
|
|
cmd->reg_address = cpu_to_le32(reg_addr);
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, NULL, 0, cmd_details);
|
|
if (!status)
|
|
*reg_val = le32_to_cpu(cmd->reg_value);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40e_aq_send_msg_to_pf
|
|
* @hw: pointer to the hardware structure
|
|
* @v_opcode: opcodes for VF-PF communication
|
|
* @v_retval: return error code
|
|
* @msg: pointer to the msg buffer
|
|
* @msglen: msg length
|
|
* @cmd_details: pointer to command details
|
|
*
|
|
* Send message to PF driver using admin queue. By default, this message
|
|
* is sent asynchronously, i.e. i40evf_asq_send_command() does not wait for
|
|
* completion before returning.
|
|
**/
|
|
i40e_status i40e_aq_send_msg_to_pf(struct i40e_hw *hw,
|
|
enum virtchnl_ops v_opcode,
|
|
i40e_status v_retval,
|
|
u8 *msg, u16 msglen,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_asq_cmd_details details;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_send_msg_to_pf);
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_SI);
|
|
desc.cookie_high = cpu_to_le32(v_opcode);
|
|
desc.cookie_low = cpu_to_le32(v_retval);
|
|
if (msglen) {
|
|
desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF
|
|
| I40E_AQ_FLAG_RD));
|
|
if (msglen > I40E_AQ_LARGE_BUF)
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB);
|
|
desc.datalen = cpu_to_le16(msglen);
|
|
}
|
|
if (!cmd_details) {
|
|
memset(&details, 0, sizeof(details));
|
|
details.async = true;
|
|
cmd_details = &details;
|
|
}
|
|
status = i40evf_asq_send_command(hw, &desc, msg, msglen, cmd_details);
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40e_vf_parse_hw_config
|
|
* @hw: pointer to the hardware structure
|
|
* @msg: pointer to the virtual channel VF resource structure
|
|
*
|
|
* Given a VF resource message from the PF, populate the hw struct
|
|
* with appropriate information.
|
|
**/
|
|
void i40e_vf_parse_hw_config(struct i40e_hw *hw,
|
|
struct virtchnl_vf_resource *msg)
|
|
{
|
|
struct virtchnl_vsi_resource *vsi_res;
|
|
int i;
|
|
|
|
vsi_res = &msg->vsi_res[0];
|
|
|
|
hw->dev_caps.num_vsis = msg->num_vsis;
|
|
hw->dev_caps.num_rx_qp = msg->num_queue_pairs;
|
|
hw->dev_caps.num_tx_qp = msg->num_queue_pairs;
|
|
hw->dev_caps.num_msix_vectors_vf = msg->max_vectors;
|
|
hw->dev_caps.dcb = msg->vf_cap_flags &
|
|
VIRTCHNL_VF_OFFLOAD_L2;
|
|
hw->dev_caps.fcoe = 0;
|
|
for (i = 0; i < msg->num_vsis; i++) {
|
|
if (vsi_res->vsi_type == VIRTCHNL_VSI_SRIOV) {
|
|
ether_addr_copy(hw->mac.perm_addr,
|
|
vsi_res->default_mac_addr);
|
|
ether_addr_copy(hw->mac.addr,
|
|
vsi_res->default_mac_addr);
|
|
}
|
|
vsi_res++;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* i40e_vf_reset
|
|
* @hw: pointer to the hardware structure
|
|
*
|
|
* Send a VF_RESET message to the PF. Does not wait for response from PF
|
|
* as none will be forthcoming. Immediately after calling this function,
|
|
* the admin queue should be shut down and (optionally) reinitialized.
|
|
**/
|
|
i40e_status i40e_vf_reset(struct i40e_hw *hw)
|
|
{
|
|
return i40e_aq_send_msg_to_pf(hw, VIRTCHNL_OP_RESET_VF,
|
|
0, NULL, 0, NULL);
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_write_ppp - Write pipeline personalization profile (ppp)
|
|
* @hw: pointer to the hw struct
|
|
* @buff: command buffer (size in bytes = buff_size)
|
|
* @buff_size: buffer size in bytes
|
|
* @track_id: package tracking id
|
|
* @error_offset: returns error offset
|
|
* @error_info: returns error information
|
|
* @cmd_details: pointer to command details structure or NULL
|
|
**/
|
|
enum
|
|
i40e_status_code i40evf_aq_write_ppp(struct i40e_hw *hw, void *buff,
|
|
u16 buff_size, u32 track_id,
|
|
u32 *error_offset, u32 *error_info,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_write_personalization_profile *cmd =
|
|
(struct i40e_aqc_write_personalization_profile *)
|
|
&desc.params.raw;
|
|
struct i40e_aqc_write_ppp_resp *resp;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_write_personalization_profile);
|
|
|
|
desc.flags |= cpu_to_le16(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD);
|
|
if (buff_size > I40E_AQ_LARGE_BUF)
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB);
|
|
|
|
desc.datalen = cpu_to_le16(buff_size);
|
|
|
|
cmd->profile_track_id = cpu_to_le32(track_id);
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, buff, buff_size, cmd_details);
|
|
if (!status) {
|
|
resp = (struct i40e_aqc_write_ppp_resp *)&desc.params.raw;
|
|
if (error_offset)
|
|
*error_offset = le32_to_cpu(resp->error_offset);
|
|
if (error_info)
|
|
*error_info = le32_to_cpu(resp->error_info);
|
|
}
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_aq_get_ppp_list - Read pipeline personalization profile (ppp)
|
|
* @hw: pointer to the hw struct
|
|
* @buff: command buffer (size in bytes = buff_size)
|
|
* @buff_size: buffer size in bytes
|
|
* @cmd_details: pointer to command details structure or NULL
|
|
**/
|
|
enum
|
|
i40e_status_code i40evf_aq_get_ppp_list(struct i40e_hw *hw, void *buff,
|
|
u16 buff_size, u8 flags,
|
|
struct i40e_asq_cmd_details *cmd_details)
|
|
{
|
|
struct i40e_aq_desc desc;
|
|
struct i40e_aqc_get_applied_profiles *cmd =
|
|
(struct i40e_aqc_get_applied_profiles *)&desc.params.raw;
|
|
i40e_status status;
|
|
|
|
i40evf_fill_default_direct_cmd_desc(&desc,
|
|
i40e_aqc_opc_get_personalization_profile_list);
|
|
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF);
|
|
if (buff_size > I40E_AQ_LARGE_BUF)
|
|
desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB);
|
|
desc.datalen = cpu_to_le16(buff_size);
|
|
|
|
cmd->flags = flags;
|
|
|
|
status = i40evf_asq_send_command(hw, &desc, buff, buff_size, cmd_details);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_find_segment_in_package
|
|
* @segment_type: the segment type to search for (i.e., SEGMENT_TYPE_I40E)
|
|
* @pkg_hdr: pointer to the package header to be searched
|
|
*
|
|
* This function searches a package file for a particular segment type. On
|
|
* success it returns a pointer to the segment header, otherwise it will
|
|
* return NULL.
|
|
**/
|
|
struct i40e_generic_seg_header *
|
|
i40evf_find_segment_in_package(u32 segment_type,
|
|
struct i40e_package_header *pkg_hdr)
|
|
{
|
|
struct i40e_generic_seg_header *segment;
|
|
u32 i;
|
|
|
|
/* Search all package segments for the requested segment type */
|
|
for (i = 0; i < pkg_hdr->segment_count; i++) {
|
|
segment =
|
|
(struct i40e_generic_seg_header *)((u8 *)pkg_hdr +
|
|
pkg_hdr->segment_offset[i]);
|
|
|
|
if (segment->type == segment_type)
|
|
return segment;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
/**
|
|
* i40evf_write_profile
|
|
* @hw: pointer to the hardware structure
|
|
* @profile: pointer to the profile segment of the package to be downloaded
|
|
* @track_id: package tracking id
|
|
*
|
|
* Handles the download of a complete package.
|
|
*/
|
|
enum i40e_status_code
|
|
i40evf_write_profile(struct i40e_hw *hw, struct i40e_profile_segment *profile,
|
|
u32 track_id)
|
|
{
|
|
i40e_status status = 0;
|
|
struct i40e_section_table *sec_tbl;
|
|
struct i40e_profile_section_header *sec = NULL;
|
|
u32 dev_cnt;
|
|
u32 vendor_dev_id;
|
|
u32 *nvm;
|
|
u32 section_size = 0;
|
|
u32 offset = 0, info = 0;
|
|
u32 i;
|
|
|
|
if (!track_id) {
|
|
i40e_debug(hw, I40E_DEBUG_PACKAGE, "Track_id can't be 0.");
|
|
return I40E_NOT_SUPPORTED;
|
|
}
|
|
|
|
dev_cnt = profile->device_table_count;
|
|
|
|
for (i = 0; i < dev_cnt; i++) {
|
|
vendor_dev_id = profile->device_table[i].vendor_dev_id;
|
|
if ((vendor_dev_id >> 16) == PCI_VENDOR_ID_INTEL)
|
|
if (hw->device_id == (vendor_dev_id & 0xFFFF))
|
|
break;
|
|
}
|
|
if (i == dev_cnt) {
|
|
i40e_debug(hw, I40E_DEBUG_PACKAGE, "Device doesn't support PPP");
|
|
return I40E_ERR_DEVICE_NOT_SUPPORTED;
|
|
}
|
|
|
|
nvm = (u32 *)&profile->device_table[dev_cnt];
|
|
sec_tbl = (struct i40e_section_table *)&nvm[nvm[0] + 1];
|
|
|
|
for (i = 0; i < sec_tbl->section_count; i++) {
|
|
sec = (struct i40e_profile_section_header *)((u8 *)profile +
|
|
sec_tbl->section_offset[i]);
|
|
|
|
/* Skip 'AQ', 'note' and 'name' sections */
|
|
if (sec->section.type != SECTION_TYPE_MMIO)
|
|
continue;
|
|
|
|
section_size = sec->section.size +
|
|
sizeof(struct i40e_profile_section_header);
|
|
|
|
/* Write profile */
|
|
status = i40evf_aq_write_ppp(hw, (void *)sec, (u16)section_size,
|
|
track_id, &offset, &info, NULL);
|
|
if (status) {
|
|
i40e_debug(hw, I40E_DEBUG_PACKAGE,
|
|
"Failed to write profile: offset %d, info %d",
|
|
offset, info);
|
|
break;
|
|
}
|
|
}
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* i40evf_add_pinfo_to_list
|
|
* @hw: pointer to the hardware structure
|
|
* @profile: pointer to the profile segment of the package
|
|
* @profile_info_sec: buffer for information section
|
|
* @track_id: package tracking id
|
|
*
|
|
* Register a profile to the list of loaded profiles.
|
|
*/
|
|
enum i40e_status_code
|
|
i40evf_add_pinfo_to_list(struct i40e_hw *hw,
|
|
struct i40e_profile_segment *profile,
|
|
u8 *profile_info_sec, u32 track_id)
|
|
{
|
|
i40e_status status = 0;
|
|
struct i40e_profile_section_header *sec = NULL;
|
|
struct i40e_profile_info *pinfo;
|
|
u32 offset = 0, info = 0;
|
|
|
|
sec = (struct i40e_profile_section_header *)profile_info_sec;
|
|
sec->tbl_size = 1;
|
|
sec->data_end = sizeof(struct i40e_profile_section_header) +
|
|
sizeof(struct i40e_profile_info);
|
|
sec->section.type = SECTION_TYPE_INFO;
|
|
sec->section.offset = sizeof(struct i40e_profile_section_header);
|
|
sec->section.size = sizeof(struct i40e_profile_info);
|
|
pinfo = (struct i40e_profile_info *)(profile_info_sec +
|
|
sec->section.offset);
|
|
pinfo->track_id = track_id;
|
|
pinfo->version = profile->version;
|
|
pinfo->op = I40E_PPP_ADD_TRACKID;
|
|
memcpy(pinfo->name, profile->name, I40E_PPP_NAME_SIZE);
|
|
|
|
status = i40evf_aq_write_ppp(hw, (void *)sec, sec->data_end,
|
|
track_id, &offset, &info, NULL);
|
|
return status;
|
|
}
|