1851 lines
48 KiB
C
1851 lines
48 KiB
C
/*
|
|
* device driver for Conexant 2388x based TV cards
|
|
* MPEG Transport Stream (DVB) routines
|
|
*
|
|
* (c) 2004, 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>
|
|
* (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "cx88.h"
|
|
#include "dvb-pll.h"
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/init.h>
|
|
#include <linux/device.h>
|
|
#include <linux/fs.h>
|
|
#include <linux/kthread.h>
|
|
#include <linux/file.h>
|
|
#include <linux/suspend.h>
|
|
|
|
#include <media/v4l2-common.h>
|
|
|
|
#include "mt352.h"
|
|
#include "mt352_priv.h"
|
|
#include "cx88-vp3054-i2c.h"
|
|
#include "zl10353.h"
|
|
#include "cx22702.h"
|
|
#include "or51132.h"
|
|
#include "lgdt330x.h"
|
|
#include "s5h1409.h"
|
|
#include "xc4000.h"
|
|
#include "xc5000.h"
|
|
#include "nxt200x.h"
|
|
#include "cx24123.h"
|
|
#include "isl6421.h"
|
|
#include "tuner-simple.h"
|
|
#include "tda9887.h"
|
|
#include "s5h1411.h"
|
|
#include "stv0299.h"
|
|
#include "z0194a.h"
|
|
#include "stv0288.h"
|
|
#include "stb6000.h"
|
|
#include "cx24116.h"
|
|
#include "stv0900.h"
|
|
#include "stb6100.h"
|
|
#include "stb6100_proc.h"
|
|
#include "mb86a16.h"
|
|
#include "ts2020.h"
|
|
#include "ds3000.h"
|
|
|
|
MODULE_DESCRIPTION("driver for cx2388x based DVB cards");
|
|
MODULE_AUTHOR("Chris Pascoe <c.pascoe@itee.uq.edu.au>");
|
|
MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
|
|
MODULE_LICENSE("GPL");
|
|
MODULE_VERSION(CX88_VERSION);
|
|
|
|
static unsigned int debug;
|
|
module_param(debug, int, 0644);
|
|
MODULE_PARM_DESC(debug, "enable debug messages [dvb]");
|
|
|
|
static unsigned int dvb_buf_tscnt = 32;
|
|
module_param(dvb_buf_tscnt, int, 0644);
|
|
MODULE_PARM_DESC(dvb_buf_tscnt, "DVB Buffer TS count [dvb]");
|
|
|
|
DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
|
|
|
|
#define dprintk(level, fmt, arg...) do { \
|
|
if (debug >= level) \
|
|
printk(KERN_DEBUG pr_fmt("%s: dvb:" fmt), \
|
|
__func__, ##arg); \
|
|
} while (0)
|
|
|
|
/* ------------------------------------------------------------------ */
|
|
|
|
static int queue_setup(struct vb2_queue *q,
|
|
unsigned int *num_buffers, unsigned int *num_planes,
|
|
unsigned int sizes[], struct device *alloc_devs[])
|
|
{
|
|
struct cx8802_dev *dev = q->drv_priv;
|
|
|
|
*num_planes = 1;
|
|
dev->ts_packet_size = 188 * 4;
|
|
dev->ts_packet_count = dvb_buf_tscnt;
|
|
sizes[0] = dev->ts_packet_size * dev->ts_packet_count;
|
|
*num_buffers = dvb_buf_tscnt;
|
|
return 0;
|
|
}
|
|
|
|
static int buffer_prepare(struct vb2_buffer *vb)
|
|
{
|
|
struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
|
|
struct cx8802_dev *dev = vb->vb2_queue->drv_priv;
|
|
struct cx88_buffer *buf = container_of(vbuf, struct cx88_buffer, vb);
|
|
|
|
return cx8802_buf_prepare(vb->vb2_queue, dev, buf);
|
|
}
|
|
|
|
static void buffer_finish(struct vb2_buffer *vb)
|
|
{
|
|
struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
|
|
struct cx8802_dev *dev = vb->vb2_queue->drv_priv;
|
|
struct cx88_buffer *buf = container_of(vbuf, struct cx88_buffer, vb);
|
|
struct cx88_riscmem *risc = &buf->risc;
|
|
|
|
if (risc->cpu)
|
|
pci_free_consistent(dev->pci, risc->size, risc->cpu, risc->dma);
|
|
memset(risc, 0, sizeof(*risc));
|
|
}
|
|
|
|
static void buffer_queue(struct vb2_buffer *vb)
|
|
{
|
|
struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
|
|
struct cx8802_dev *dev = vb->vb2_queue->drv_priv;
|
|
struct cx88_buffer *buf = container_of(vbuf, struct cx88_buffer, vb);
|
|
|
|
cx8802_buf_queue(dev, buf);
|
|
}
|
|
|
|
static int start_streaming(struct vb2_queue *q, unsigned int count)
|
|
{
|
|
struct cx8802_dev *dev = q->drv_priv;
|
|
struct cx88_dmaqueue *dmaq = &dev->mpegq;
|
|
struct cx88_buffer *buf;
|
|
|
|
buf = list_entry(dmaq->active.next, struct cx88_buffer, list);
|
|
cx8802_start_dma(dev, dmaq, buf);
|
|
return 0;
|
|
}
|
|
|
|
static void stop_streaming(struct vb2_queue *q)
|
|
{
|
|
struct cx8802_dev *dev = q->drv_priv;
|
|
struct cx88_dmaqueue *dmaq = &dev->mpegq;
|
|
unsigned long flags;
|
|
|
|
cx8802_cancel_buffers(dev);
|
|
|
|
spin_lock_irqsave(&dev->slock, flags);
|
|
while (!list_empty(&dmaq->active)) {
|
|
struct cx88_buffer *buf = list_entry(dmaq->active.next,
|
|
struct cx88_buffer, list);
|
|
|
|
list_del(&buf->list);
|
|
vb2_buffer_done(&buf->vb.vb2_buf, VB2_BUF_STATE_ERROR);
|
|
}
|
|
spin_unlock_irqrestore(&dev->slock, flags);
|
|
}
|
|
|
|
static const struct vb2_ops dvb_qops = {
|
|
.queue_setup = queue_setup,
|
|
.buf_prepare = buffer_prepare,
|
|
.buf_finish = buffer_finish,
|
|
.buf_queue = buffer_queue,
|
|
.wait_prepare = vb2_ops_wait_prepare,
|
|
.wait_finish = vb2_ops_wait_finish,
|
|
.start_streaming = start_streaming,
|
|
.stop_streaming = stop_streaming,
|
|
};
|
|
|
|
/* ------------------------------------------------------------------ */
|
|
|
|
static int cx88_dvb_bus_ctrl(struct dvb_frontend *fe, int acquire)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx8802_driver *drv = NULL;
|
|
int ret = 0;
|
|
int fe_id;
|
|
|
|
fe_id = vb2_dvb_find_frontend(&dev->frontends, fe);
|
|
if (!fe_id) {
|
|
pr_err("%s() No frontend found\n", __func__);
|
|
return -EINVAL;
|
|
}
|
|
|
|
mutex_lock(&dev->core->lock);
|
|
drv = cx8802_get_driver(dev, CX88_MPEG_DVB);
|
|
if (drv) {
|
|
if (acquire) {
|
|
dev->frontends.active_fe_id = fe_id;
|
|
ret = drv->request_acquire(drv);
|
|
} else {
|
|
ret = drv->request_release(drv);
|
|
dev->frontends.active_fe_id = 0;
|
|
}
|
|
}
|
|
mutex_unlock(&dev->core->lock);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void cx88_dvb_gate_ctrl(struct cx88_core *core, int open)
|
|
{
|
|
struct vb2_dvb_frontends *f;
|
|
struct vb2_dvb_frontend *fe;
|
|
|
|
if (!core->dvbdev)
|
|
return;
|
|
|
|
f = &core->dvbdev->frontends;
|
|
|
|
if (!f)
|
|
return;
|
|
|
|
if (f->gate <= 1) /* undefined or fe0 */
|
|
fe = vb2_dvb_get_frontend(f, 1);
|
|
else
|
|
fe = vb2_dvb_get_frontend(f, f->gate);
|
|
|
|
if (fe && fe->dvb.frontend && fe->dvb.frontend->ops.i2c_gate_ctrl)
|
|
fe->dvb.frontend->ops.i2c_gate_ctrl(fe->dvb.frontend, open);
|
|
}
|
|
|
|
/* ------------------------------------------------------------------ */
|
|
|
|
static int dvico_fusionhdtv_demod_init(struct dvb_frontend *fe)
|
|
{
|
|
static const u8 clock_config[] = { CLOCK_CTL, 0x38, 0x39 };
|
|
static const u8 reset[] = { RESET, 0x80 };
|
|
static const u8 adc_ctl_1_cfg[] = { ADC_CTL_1, 0x40 };
|
|
static const u8 agc_cfg[] = { AGC_TARGET, 0x24, 0x20 };
|
|
static const u8 gpp_ctl_cfg[] = { GPP_CTL, 0x33 };
|
|
static const u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
|
|
|
|
mt352_write(fe, clock_config, sizeof(clock_config));
|
|
udelay(200);
|
|
mt352_write(fe, reset, sizeof(reset));
|
|
mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
|
|
|
|
mt352_write(fe, agc_cfg, sizeof(agc_cfg));
|
|
mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
|
|
mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
|
|
return 0;
|
|
}
|
|
|
|
static int dvico_dual_demod_init(struct dvb_frontend *fe)
|
|
{
|
|
static const u8 clock_config[] = { CLOCK_CTL, 0x38, 0x38 };
|
|
static const u8 reset[] = { RESET, 0x80 };
|
|
static const u8 adc_ctl_1_cfg[] = { ADC_CTL_1, 0x40 };
|
|
static const u8 agc_cfg[] = { AGC_TARGET, 0x28, 0x20 };
|
|
static const u8 gpp_ctl_cfg[] = { GPP_CTL, 0x33 };
|
|
static const u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
|
|
|
|
mt352_write(fe, clock_config, sizeof(clock_config));
|
|
udelay(200);
|
|
mt352_write(fe, reset, sizeof(reset));
|
|
mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
|
|
|
|
mt352_write(fe, agc_cfg, sizeof(agc_cfg));
|
|
mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
|
|
mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int dntv_live_dvbt_demod_init(struct dvb_frontend *fe)
|
|
{
|
|
static const u8 clock_config[] = { 0x89, 0x38, 0x39 };
|
|
static const u8 reset[] = { 0x50, 0x80 };
|
|
static const u8 adc_ctl_1_cfg[] = { 0x8E, 0x40 };
|
|
static const u8 agc_cfg[] = { 0x67, 0x10, 0x23, 0x00, 0xFF, 0xFF,
|
|
0x00, 0xFF, 0x00, 0x40, 0x40 };
|
|
static const u8 dntv_extra[] = { 0xB5, 0x7A };
|
|
static const u8 capt_range_cfg[] = { 0x75, 0x32 };
|
|
|
|
mt352_write(fe, clock_config, sizeof(clock_config));
|
|
udelay(2000);
|
|
mt352_write(fe, reset, sizeof(reset));
|
|
mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
|
|
|
|
mt352_write(fe, agc_cfg, sizeof(agc_cfg));
|
|
udelay(2000);
|
|
mt352_write(fe, dntv_extra, sizeof(dntv_extra));
|
|
mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct mt352_config dvico_fusionhdtv = {
|
|
.demod_address = 0x0f,
|
|
.demod_init = dvico_fusionhdtv_demod_init,
|
|
};
|
|
|
|
static const struct mt352_config dntv_live_dvbt_config = {
|
|
.demod_address = 0x0f,
|
|
.demod_init = dntv_live_dvbt_demod_init,
|
|
};
|
|
|
|
static const struct mt352_config dvico_fusionhdtv_dual = {
|
|
.demod_address = 0x0f,
|
|
.demod_init = dvico_dual_demod_init,
|
|
};
|
|
|
|
static const struct zl10353_config cx88_terratec_cinergy_ht_pci_mkii_config = {
|
|
.demod_address = (0x1e >> 1),
|
|
.no_tuner = 1,
|
|
.if2 = 45600,
|
|
};
|
|
|
|
static const struct mb86a16_config twinhan_vp1027 = {
|
|
.demod_address = 0x08,
|
|
};
|
|
|
|
#if IS_ENABLED(CONFIG_VIDEO_CX88_VP3054)
|
|
static int dntv_live_dvbt_pro_demod_init(struct dvb_frontend *fe)
|
|
{
|
|
static const u8 clock_config[] = { 0x89, 0x38, 0x38 };
|
|
static const u8 reset[] = { 0x50, 0x80 };
|
|
static const u8 adc_ctl_1_cfg[] = { 0x8E, 0x40 };
|
|
static const u8 agc_cfg[] = { 0x67, 0x10, 0x20, 0x00, 0xFF, 0xFF,
|
|
0x00, 0xFF, 0x00, 0x40, 0x40 };
|
|
static const u8 dntv_extra[] = { 0xB5, 0x7A };
|
|
static const u8 capt_range_cfg[] = { 0x75, 0x32 };
|
|
|
|
mt352_write(fe, clock_config, sizeof(clock_config));
|
|
udelay(2000);
|
|
mt352_write(fe, reset, sizeof(reset));
|
|
mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
|
|
|
|
mt352_write(fe, agc_cfg, sizeof(agc_cfg));
|
|
udelay(2000);
|
|
mt352_write(fe, dntv_extra, sizeof(dntv_extra));
|
|
mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct mt352_config dntv_live_dvbt_pro_config = {
|
|
.demod_address = 0x0f,
|
|
.no_tuner = 1,
|
|
.demod_init = dntv_live_dvbt_pro_demod_init,
|
|
};
|
|
#endif
|
|
|
|
static const struct zl10353_config dvico_fusionhdtv_hybrid = {
|
|
.demod_address = 0x0f,
|
|
.no_tuner = 1,
|
|
};
|
|
|
|
static const struct zl10353_config dvico_fusionhdtv_xc3028 = {
|
|
.demod_address = 0x0f,
|
|
.if2 = 45600,
|
|
.no_tuner = 1,
|
|
};
|
|
|
|
static const struct mt352_config dvico_fusionhdtv_mt352_xc3028 = {
|
|
.demod_address = 0x0f,
|
|
.if2 = 4560,
|
|
.no_tuner = 1,
|
|
.demod_init = dvico_fusionhdtv_demod_init,
|
|
};
|
|
|
|
static const struct zl10353_config dvico_fusionhdtv_plus_v1_1 = {
|
|
.demod_address = 0x0f,
|
|
};
|
|
|
|
static const struct cx22702_config connexant_refboard_config = {
|
|
.demod_address = 0x43,
|
|
.output_mode = CX22702_SERIAL_OUTPUT,
|
|
};
|
|
|
|
static const struct cx22702_config hauppauge_hvr_config = {
|
|
.demod_address = 0x63,
|
|
.output_mode = CX22702_SERIAL_OUTPUT,
|
|
};
|
|
|
|
static int or51132_set_ts_param(struct dvb_frontend *fe, int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
|
|
return 0;
|
|
}
|
|
|
|
static const struct or51132_config pchdtv_hd3000 = {
|
|
.demod_address = 0x15,
|
|
.set_ts_params = or51132_set_ts_param,
|
|
};
|
|
|
|
static int lgdt330x_pll_rf_set(struct dvb_frontend *fe, int index)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
dprintk(1, "%s: index = %d\n", __func__, index);
|
|
if (index == 0)
|
|
cx_clear(MO_GP0_IO, 8);
|
|
else
|
|
cx_set(MO_GP0_IO, 8);
|
|
return 0;
|
|
}
|
|
|
|
static int lgdt330x_set_ts_param(struct dvb_frontend *fe, int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
if (is_punctured)
|
|
dev->ts_gen_cntrl |= 0x04;
|
|
else
|
|
dev->ts_gen_cntrl &= ~0x04;
|
|
return 0;
|
|
}
|
|
|
|
static struct lgdt330x_config fusionhdtv_3_gold = {
|
|
.demod_address = 0x0e,
|
|
.demod_chip = LGDT3302,
|
|
.serial_mpeg = 0x04, /* TPSERIAL for 3302 in TOP_CONTROL */
|
|
.set_ts_params = lgdt330x_set_ts_param,
|
|
};
|
|
|
|
static const struct lgdt330x_config fusionhdtv_5_gold = {
|
|
.demod_address = 0x0e,
|
|
.demod_chip = LGDT3303,
|
|
.serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
|
|
.set_ts_params = lgdt330x_set_ts_param,
|
|
};
|
|
|
|
static const struct lgdt330x_config pchdtv_hd5500 = {
|
|
.demod_address = 0x59,
|
|
.demod_chip = LGDT3303,
|
|
.serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
|
|
.set_ts_params = lgdt330x_set_ts_param,
|
|
};
|
|
|
|
static int nxt200x_set_ts_param(struct dvb_frontend *fe, int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
|
|
return 0;
|
|
}
|
|
|
|
static const struct nxt200x_config ati_hdtvwonder = {
|
|
.demod_address = 0x0a,
|
|
.set_ts_params = nxt200x_set_ts_param,
|
|
};
|
|
|
|
static int cx24123_set_ts_param(struct dvb_frontend *fe,
|
|
int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
dev->ts_gen_cntrl = 0x02;
|
|
return 0;
|
|
}
|
|
|
|
static int kworld_dvbs_100_set_voltage(struct dvb_frontend *fe,
|
|
enum fe_sec_voltage voltage)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
if (voltage == SEC_VOLTAGE_OFF)
|
|
cx_write(MO_GP0_IO, 0x000006fb);
|
|
else
|
|
cx_write(MO_GP0_IO, 0x000006f9);
|
|
|
|
if (core->prev_set_voltage)
|
|
return core->prev_set_voltage(fe, voltage);
|
|
return 0;
|
|
}
|
|
|
|
static int geniatech_dvbs_set_voltage(struct dvb_frontend *fe,
|
|
enum fe_sec_voltage voltage)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
if (voltage == SEC_VOLTAGE_OFF) {
|
|
dprintk(1, "LNB Voltage OFF\n");
|
|
cx_write(MO_GP0_IO, 0x0000efff);
|
|
}
|
|
|
|
if (core->prev_set_voltage)
|
|
return core->prev_set_voltage(fe, voltage);
|
|
return 0;
|
|
}
|
|
|
|
static int tevii_dvbs_set_voltage(struct dvb_frontend *fe,
|
|
enum fe_sec_voltage voltage)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
cx_set(MO_GP0_IO, 0x6040);
|
|
switch (voltage) {
|
|
case SEC_VOLTAGE_13:
|
|
cx_clear(MO_GP0_IO, 0x20);
|
|
break;
|
|
case SEC_VOLTAGE_18:
|
|
cx_set(MO_GP0_IO, 0x20);
|
|
break;
|
|
case SEC_VOLTAGE_OFF:
|
|
cx_clear(MO_GP0_IO, 0x20);
|
|
break;
|
|
}
|
|
|
|
if (core->prev_set_voltage)
|
|
return core->prev_set_voltage(fe, voltage);
|
|
return 0;
|
|
}
|
|
|
|
static int vp1027_set_voltage(struct dvb_frontend *fe,
|
|
enum fe_sec_voltage voltage)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
switch (voltage) {
|
|
case SEC_VOLTAGE_13:
|
|
dprintk(1, "LNB SEC Voltage=13\n");
|
|
cx_write(MO_GP0_IO, 0x00001220);
|
|
break;
|
|
case SEC_VOLTAGE_18:
|
|
dprintk(1, "LNB SEC Voltage=18\n");
|
|
cx_write(MO_GP0_IO, 0x00001222);
|
|
break;
|
|
case SEC_VOLTAGE_OFF:
|
|
dprintk(1, "LNB Voltage OFF\n");
|
|
cx_write(MO_GP0_IO, 0x00001230);
|
|
break;
|
|
}
|
|
|
|
if (core->prev_set_voltage)
|
|
return core->prev_set_voltage(fe, voltage);
|
|
return 0;
|
|
}
|
|
|
|
static const struct cx24123_config geniatech_dvbs_config = {
|
|
.demod_address = 0x55,
|
|
.set_ts_params = cx24123_set_ts_param,
|
|
};
|
|
|
|
static const struct cx24123_config hauppauge_novas_config = {
|
|
.demod_address = 0x55,
|
|
.set_ts_params = cx24123_set_ts_param,
|
|
};
|
|
|
|
static const struct cx24123_config kworld_dvbs_100_config = {
|
|
.demod_address = 0x15,
|
|
.set_ts_params = cx24123_set_ts_param,
|
|
.lnb_polarity = 1,
|
|
};
|
|
|
|
static const struct s5h1409_config pinnacle_pctv_hd_800i_config = {
|
|
.demod_address = 0x32 >> 1,
|
|
.output_mode = S5H1409_PARALLEL_OUTPUT,
|
|
.gpio = S5H1409_GPIO_ON,
|
|
.qam_if = 44000,
|
|
.inversion = S5H1409_INVERSION_OFF,
|
|
.status_mode = S5H1409_DEMODLOCKING,
|
|
.mpeg_timing = S5H1409_MPEGTIMING_NONCONTINOUS_NONINVERTING_CLOCK,
|
|
};
|
|
|
|
static const struct s5h1409_config dvico_hdtv5_pci_nano_config = {
|
|
.demod_address = 0x32 >> 1,
|
|
.output_mode = S5H1409_SERIAL_OUTPUT,
|
|
.gpio = S5H1409_GPIO_OFF,
|
|
.inversion = S5H1409_INVERSION_OFF,
|
|
.status_mode = S5H1409_DEMODLOCKING,
|
|
.mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
|
|
};
|
|
|
|
static const struct s5h1409_config kworld_atsc_120_config = {
|
|
.demod_address = 0x32 >> 1,
|
|
.output_mode = S5H1409_SERIAL_OUTPUT,
|
|
.gpio = S5H1409_GPIO_OFF,
|
|
.inversion = S5H1409_INVERSION_OFF,
|
|
.status_mode = S5H1409_DEMODLOCKING,
|
|
.mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
|
|
};
|
|
|
|
static const struct xc5000_config pinnacle_pctv_hd_800i_tuner_config = {
|
|
.i2c_address = 0x64,
|
|
.if_khz = 5380,
|
|
};
|
|
|
|
static const struct zl10353_config cx88_pinnacle_hybrid_pctv = {
|
|
.demod_address = (0x1e >> 1),
|
|
.no_tuner = 1,
|
|
.if2 = 45600,
|
|
};
|
|
|
|
static const struct zl10353_config cx88_geniatech_x8000_mt = {
|
|
.demod_address = (0x1e >> 1),
|
|
.no_tuner = 1,
|
|
.disable_i2c_gate_ctrl = 1,
|
|
};
|
|
|
|
static const struct s5h1411_config dvico_fusionhdtv7_config = {
|
|
.output_mode = S5H1411_SERIAL_OUTPUT,
|
|
.gpio = S5H1411_GPIO_ON,
|
|
.mpeg_timing = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
|
|
.qam_if = S5H1411_IF_44000,
|
|
.vsb_if = S5H1411_IF_44000,
|
|
.inversion = S5H1411_INVERSION_OFF,
|
|
.status_mode = S5H1411_DEMODLOCKING
|
|
};
|
|
|
|
static const struct xc5000_config dvico_fusionhdtv7_tuner_config = {
|
|
.i2c_address = 0xc2 >> 1,
|
|
.if_khz = 5380,
|
|
};
|
|
|
|
static int attach_xc3028(u8 addr, struct cx8802_dev *dev)
|
|
{
|
|
struct dvb_frontend *fe;
|
|
struct vb2_dvb_frontend *fe0 = NULL;
|
|
struct xc2028_ctrl ctl;
|
|
struct xc2028_config cfg = {
|
|
.i2c_adap = &dev->core->i2c_adap,
|
|
.i2c_addr = addr,
|
|
.ctrl = &ctl,
|
|
};
|
|
|
|
/* Get the first frontend */
|
|
fe0 = vb2_dvb_get_frontend(&dev->frontends, 1);
|
|
if (!fe0)
|
|
return -EINVAL;
|
|
|
|
if (!fe0->dvb.frontend) {
|
|
pr_err("dvb frontend not attached. Can't attach xc3028\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
/*
|
|
* Some xc3028 devices may be hidden by an I2C gate. This is known
|
|
* to happen with some s5h1409-based devices.
|
|
* Now that I2C gate is open, sets up xc3028 configuration
|
|
*/
|
|
cx88_setup_xc3028(dev->core, &ctl);
|
|
|
|
fe = dvb_attach(xc2028_attach, fe0->dvb.frontend, &cfg);
|
|
if (!fe) {
|
|
pr_err("xc3028 attach failed\n");
|
|
dvb_frontend_detach(fe0->dvb.frontend);
|
|
dvb_unregister_frontend(fe0->dvb.frontend);
|
|
fe0->dvb.frontend = NULL;
|
|
return -EINVAL;
|
|
}
|
|
|
|
pr_info("xc3028 attached\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int attach_xc4000(struct cx8802_dev *dev, struct xc4000_config *cfg)
|
|
{
|
|
struct dvb_frontend *fe;
|
|
struct vb2_dvb_frontend *fe0 = NULL;
|
|
|
|
/* Get the first frontend */
|
|
fe0 = vb2_dvb_get_frontend(&dev->frontends, 1);
|
|
if (!fe0)
|
|
return -EINVAL;
|
|
|
|
if (!fe0->dvb.frontend) {
|
|
pr_err("dvb frontend not attached. Can't attach xc4000\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
fe = dvb_attach(xc4000_attach, fe0->dvb.frontend, &dev->core->i2c_adap,
|
|
cfg);
|
|
if (!fe) {
|
|
pr_err("xc4000 attach failed\n");
|
|
dvb_frontend_detach(fe0->dvb.frontend);
|
|
dvb_unregister_frontend(fe0->dvb.frontend);
|
|
fe0->dvb.frontend = NULL;
|
|
return -EINVAL;
|
|
}
|
|
|
|
pr_info("xc4000 attached\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int cx24116_set_ts_param(struct dvb_frontend *fe,
|
|
int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
dev->ts_gen_cntrl = 0x2;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stv0900_set_ts_param(struct dvb_frontend *fe,
|
|
int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
dev->ts_gen_cntrl = 0;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int cx24116_reset_device(struct dvb_frontend *fe)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
/* Reset the part */
|
|
/* Put the cx24116 into reset */
|
|
cx_write(MO_SRST_IO, 0);
|
|
usleep_range(10000, 20000);
|
|
/* Take the cx24116 out of reset */
|
|
cx_write(MO_SRST_IO, 1);
|
|
usleep_range(10000, 20000);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct cx24116_config hauppauge_hvr4000_config = {
|
|
.demod_address = 0x05,
|
|
.set_ts_params = cx24116_set_ts_param,
|
|
.reset_device = cx24116_reset_device,
|
|
};
|
|
|
|
static const struct cx24116_config tevii_s460_config = {
|
|
.demod_address = 0x55,
|
|
.set_ts_params = cx24116_set_ts_param,
|
|
.reset_device = cx24116_reset_device,
|
|
};
|
|
|
|
static int ds3000_set_ts_param(struct dvb_frontend *fe,
|
|
int is_punctured)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
|
|
dev->ts_gen_cntrl = 4;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct ds3000_config tevii_ds3000_config = {
|
|
.demod_address = 0x68,
|
|
.set_ts_params = ds3000_set_ts_param,
|
|
};
|
|
|
|
static struct ts2020_config tevii_ts2020_config = {
|
|
.tuner_address = 0x60,
|
|
.clk_out_div = 1,
|
|
};
|
|
|
|
static const struct stv0900_config prof_7301_stv0900_config = {
|
|
.demod_address = 0x6a,
|
|
/* demod_mode = 0,*/
|
|
.xtal = 27000000,
|
|
.clkmode = 3,/* 0-CLKI, 2-XTALI, else AUTO */
|
|
.diseqc_mode = 2,/* 2/3 PWM */
|
|
.tun1_maddress = 0,/* 0x60 */
|
|
.tun1_adc = 0,/* 2 Vpp */
|
|
.path1_mode = 3,
|
|
.set_ts_params = stv0900_set_ts_param,
|
|
};
|
|
|
|
static const struct stb6100_config prof_7301_stb6100_config = {
|
|
.tuner_address = 0x60,
|
|
.refclock = 27000000,
|
|
};
|
|
|
|
static const struct stv0299_config tevii_tuner_sharp_config = {
|
|
.demod_address = 0x68,
|
|
.inittab = sharp_z0194a_inittab,
|
|
.mclk = 88000000UL,
|
|
.invert = 1,
|
|
.skip_reinit = 0,
|
|
.lock_output = 1,
|
|
.volt13_op0_op1 = STV0299_VOLT13_OP1,
|
|
.min_delay_ms = 100,
|
|
.set_symbol_rate = sharp_z0194a_set_symbol_rate,
|
|
.set_ts_params = cx24116_set_ts_param,
|
|
};
|
|
|
|
static const struct stv0288_config tevii_tuner_earda_config = {
|
|
.demod_address = 0x68,
|
|
.min_delay_ms = 100,
|
|
.set_ts_params = cx24116_set_ts_param,
|
|
};
|
|
|
|
static int cx8802_alloc_frontends(struct cx8802_dev *dev)
|
|
{
|
|
struct cx88_core *core = dev->core;
|
|
struct vb2_dvb_frontend *fe = NULL;
|
|
int i;
|
|
|
|
mutex_init(&dev->frontends.lock);
|
|
INIT_LIST_HEAD(&dev->frontends.felist);
|
|
|
|
if (!core->board.num_frontends)
|
|
return -ENODEV;
|
|
|
|
pr_info("%s: allocating %d frontend(s)\n", __func__,
|
|
core->board.num_frontends);
|
|
for (i = 1; i <= core->board.num_frontends; i++) {
|
|
fe = vb2_dvb_alloc_frontend(&dev->frontends, i);
|
|
if (!fe) {
|
|
pr_err("%s() failed to alloc\n", __func__);
|
|
vb2_dvb_dealloc_frontends(&dev->frontends);
|
|
return -ENOMEM;
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static const u8 samsung_smt_7020_inittab[] = {
|
|
0x01, 0x15,
|
|
0x02, 0x00,
|
|
0x03, 0x00,
|
|
0x04, 0x7D,
|
|
0x05, 0x0F,
|
|
0x06, 0x02,
|
|
0x07, 0x00,
|
|
0x08, 0x60,
|
|
|
|
0x0A, 0xC2,
|
|
0x0B, 0x00,
|
|
0x0C, 0x01,
|
|
0x0D, 0x81,
|
|
0x0E, 0x44,
|
|
0x0F, 0x09,
|
|
0x10, 0x3C,
|
|
0x11, 0x84,
|
|
0x12, 0xDA,
|
|
0x13, 0x99,
|
|
0x14, 0x8D,
|
|
0x15, 0xCE,
|
|
0x16, 0xE8,
|
|
0x17, 0x43,
|
|
0x18, 0x1C,
|
|
0x19, 0x1B,
|
|
0x1A, 0x1D,
|
|
|
|
0x1C, 0x12,
|
|
0x1D, 0x00,
|
|
0x1E, 0x00,
|
|
0x1F, 0x00,
|
|
0x20, 0x00,
|
|
0x21, 0x00,
|
|
0x22, 0x00,
|
|
0x23, 0x00,
|
|
|
|
0x28, 0x02,
|
|
0x29, 0x28,
|
|
0x2A, 0x14,
|
|
0x2B, 0x0F,
|
|
0x2C, 0x09,
|
|
0x2D, 0x05,
|
|
|
|
0x31, 0x1F,
|
|
0x32, 0x19,
|
|
0x33, 0xFC,
|
|
0x34, 0x13,
|
|
0xff, 0xff,
|
|
};
|
|
|
|
static int samsung_smt_7020_tuner_set_params(struct dvb_frontend *fe)
|
|
{
|
|
struct dtv_frontend_properties *c = &fe->dtv_property_cache;
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
u8 buf[4];
|
|
u32 div;
|
|
struct i2c_msg msg = {
|
|
.addr = 0x61,
|
|
.flags = 0,
|
|
.buf = buf,
|
|
.len = sizeof(buf) };
|
|
|
|
div = c->frequency / 125;
|
|
|
|
buf[0] = (div >> 8) & 0x7f;
|
|
buf[1] = div & 0xff;
|
|
buf[2] = 0x84; /* 0xC4 */
|
|
buf[3] = 0x00;
|
|
|
|
if (c->frequency < 1500000)
|
|
buf[3] |= 0x10;
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
fe->ops.i2c_gate_ctrl(fe, 1);
|
|
|
|
if (i2c_transfer(&dev->core->i2c_adap, &msg, 1) != 1)
|
|
return -EIO;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int samsung_smt_7020_set_tone(struct dvb_frontend *fe,
|
|
enum fe_sec_tone_mode tone)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
cx_set(MO_GP0_IO, 0x0800);
|
|
|
|
switch (tone) {
|
|
case SEC_TONE_ON:
|
|
cx_set(MO_GP0_IO, 0x08);
|
|
break;
|
|
case SEC_TONE_OFF:
|
|
cx_clear(MO_GP0_IO, 0x08);
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int samsung_smt_7020_set_voltage(struct dvb_frontend *fe,
|
|
enum fe_sec_voltage voltage)
|
|
{
|
|
struct cx8802_dev *dev = fe->dvb->priv;
|
|
struct cx88_core *core = dev->core;
|
|
|
|
u8 data;
|
|
struct i2c_msg msg = {
|
|
.addr = 8,
|
|
.flags = 0,
|
|
.buf = &data,
|
|
.len = sizeof(data) };
|
|
|
|
cx_set(MO_GP0_IO, 0x8000);
|
|
|
|
switch (voltage) {
|
|
case SEC_VOLTAGE_OFF:
|
|
break;
|
|
case SEC_VOLTAGE_13:
|
|
data = ISL6421_EN1 | ISL6421_LLC1;
|
|
cx_clear(MO_GP0_IO, 0x80);
|
|
break;
|
|
case SEC_VOLTAGE_18:
|
|
data = ISL6421_EN1 | ISL6421_LLC1 | ISL6421_VSEL1;
|
|
cx_clear(MO_GP0_IO, 0x80);
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return (i2c_transfer(&dev->core->i2c_adap, &msg, 1) == 1) ? 0 : -EIO;
|
|
}
|
|
|
|
static int samsung_smt_7020_stv0299_set_symbol_rate(struct dvb_frontend *fe,
|
|
u32 srate, u32 ratio)
|
|
{
|
|
u8 aclk = 0;
|
|
u8 bclk = 0;
|
|
|
|
if (srate < 1500000) {
|
|
aclk = 0xb7;
|
|
bclk = 0x47;
|
|
} else if (srate < 3000000) {
|
|
aclk = 0xb7;
|
|
bclk = 0x4b;
|
|
} else if (srate < 7000000) {
|
|
aclk = 0xb7;
|
|
bclk = 0x4f;
|
|
} else if (srate < 14000000) {
|
|
aclk = 0xb7;
|
|
bclk = 0x53;
|
|
} else if (srate < 30000000) {
|
|
aclk = 0xb6;
|
|
bclk = 0x53;
|
|
} else if (srate < 45000000) {
|
|
aclk = 0xb4;
|
|
bclk = 0x51;
|
|
}
|
|
|
|
stv0299_writereg(fe, 0x13, aclk);
|
|
stv0299_writereg(fe, 0x14, bclk);
|
|
stv0299_writereg(fe, 0x1f, (ratio >> 16) & 0xff);
|
|
stv0299_writereg(fe, 0x20, (ratio >> 8) & 0xff);
|
|
stv0299_writereg(fe, 0x21, ratio & 0xf0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct stv0299_config samsung_stv0299_config = {
|
|
.demod_address = 0x68,
|
|
.inittab = samsung_smt_7020_inittab,
|
|
.mclk = 88000000UL,
|
|
.invert = 0,
|
|
.skip_reinit = 0,
|
|
.lock_output = STV0299_LOCKOUTPUT_LK,
|
|
.volt13_op0_op1 = STV0299_VOLT13_OP1,
|
|
.min_delay_ms = 100,
|
|
.set_symbol_rate = samsung_smt_7020_stv0299_set_symbol_rate,
|
|
};
|
|
|
|
static int dvb_register(struct cx8802_dev *dev)
|
|
{
|
|
struct cx88_core *core = dev->core;
|
|
struct vb2_dvb_frontend *fe0, *fe1 = NULL;
|
|
int mfe_shared = 0; /* bus not shared by default */
|
|
int res = -EINVAL;
|
|
|
|
if (core->i2c_rc != 0) {
|
|
pr_err("no i2c-bus available, cannot attach dvb drivers\n");
|
|
goto frontend_detach;
|
|
}
|
|
|
|
/* Get the first frontend */
|
|
fe0 = vb2_dvb_get_frontend(&dev->frontends, 1);
|
|
if (!fe0)
|
|
goto frontend_detach;
|
|
|
|
/* multi-frontend gate control is undefined or defaults to fe0 */
|
|
dev->frontends.gate = 0;
|
|
|
|
/* Sets the gate control callback to be used by i2c command calls */
|
|
core->gate_ctrl = cx88_dvb_gate_ctrl;
|
|
|
|
/* init frontend(s) */
|
|
switch (core->boardnr) {
|
|
case CX88_BOARD_HAUPPAUGE_DVB_T1:
|
|
fe0->dvb.frontend = dvb_attach(cx22702_attach,
|
|
&connexant_refboard_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x61, &core->i2c_adap,
|
|
DVB_PLL_THOMSON_DTT759X))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1:
|
|
case CX88_BOARD_CONEXANT_DVB_T1:
|
|
case CX88_BOARD_KWORLD_DVB_T_CX22702:
|
|
case CX88_BOARD_WINFAST_DTV1000:
|
|
fe0->dvb.frontend = dvb_attach(cx22702_attach,
|
|
&connexant_refboard_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x60, &core->i2c_adap,
|
|
DVB_PLL_THOMSON_DTT7579))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_WINFAST_DTV2000H:
|
|
case CX88_BOARD_HAUPPAUGE_HVR1100:
|
|
case CX88_BOARD_HAUPPAUGE_HVR1100LP:
|
|
case CX88_BOARD_HAUPPAUGE_HVR1300:
|
|
fe0->dvb.frontend = dvb_attach(cx22702_attach,
|
|
&hauppauge_hvr_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_PHILIPS_FMD1216ME_MK3))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_WINFAST_DTV2000H_J:
|
|
fe0->dvb.frontend = dvb_attach(cx22702_attach,
|
|
&hauppauge_hvr_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_PHILIPS_FMD1216MEX_MK3))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_HAUPPAUGE_HVR3000:
|
|
/* MFE frontend 1 */
|
|
mfe_shared = 1;
|
|
dev->frontends.gate = 2;
|
|
/* DVB-S init */
|
|
fe0->dvb.frontend = dvb_attach(cx24123_attach,
|
|
&hauppauge_novas_config,
|
|
&dev->core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(isl6421_attach,
|
|
fe0->dvb.frontend,
|
|
&dev->core->i2c_adap,
|
|
0x08, ISL6421_DCL, 0x00, false))
|
|
goto frontend_detach;
|
|
}
|
|
/* MFE frontend 2 */
|
|
fe1 = vb2_dvb_get_frontend(&dev->frontends, 2);
|
|
if (!fe1)
|
|
goto frontend_detach;
|
|
/* DVB-T init */
|
|
fe1->dvb.frontend = dvb_attach(cx22702_attach,
|
|
&hauppauge_hvr_config,
|
|
&dev->core->i2c_adap);
|
|
if (fe1->dvb.frontend) {
|
|
fe1->dvb.frontend->id = 1;
|
|
if (!dvb_attach(simple_tuner_attach,
|
|
fe1->dvb.frontend,
|
|
&dev->core->i2c_adap,
|
|
0x61, TUNER_PHILIPS_FMD1216ME_MK3))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS:
|
|
fe0->dvb.frontend = dvb_attach(mt352_attach,
|
|
&dvico_fusionhdtv,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x60, NULL, DVB_PLL_THOMSON_DTT7579))
|
|
goto frontend_detach;
|
|
break;
|
|
}
|
|
/* ZL10353 replaces MT352 on later cards */
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&dvico_fusionhdtv_plus_v1_1,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x60, NULL, DVB_PLL_THOMSON_DTT7579))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL:
|
|
/*
|
|
* The tin box says DEE1601, but it seems to be DTT7579
|
|
* compatible, with a slightly different MT352 AGC gain.
|
|
*/
|
|
fe0->dvb.frontend = dvb_attach(mt352_attach,
|
|
&dvico_fusionhdtv_dual,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x61, NULL, DVB_PLL_THOMSON_DTT7579))
|
|
goto frontend_detach;
|
|
break;
|
|
}
|
|
/* ZL10353 replaces MT352 on later cards */
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&dvico_fusionhdtv_plus_v1_1,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x61, NULL, DVB_PLL_THOMSON_DTT7579))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1:
|
|
fe0->dvb.frontend = dvb_attach(mt352_attach,
|
|
&dvico_fusionhdtv,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x61, NULL, DVB_PLL_LG_Z201))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_KWORLD_DVB_T:
|
|
case CX88_BOARD_DNTV_LIVE_DVB_T:
|
|
case CX88_BOARD_ADSTECH_DVB_T_PCI:
|
|
fe0->dvb.frontend = dvb_attach(mt352_attach,
|
|
&dntv_live_dvbt_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
|
|
0x61, NULL, DVB_PLL_UNKNOWN_1))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DNTV_LIVE_DVB_T_PRO:
|
|
#if IS_ENABLED(CONFIG_VIDEO_CX88_VP3054)
|
|
/* MT352 is on a secondary I2C bus made from some GPIO lines */
|
|
fe0->dvb.frontend = dvb_attach(mt352_attach,
|
|
&dntv_live_dvbt_pro_config,
|
|
&dev->vp3054->adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_PHILIPS_FMD1216ME_MK3))
|
|
goto frontend_detach;
|
|
}
|
|
#else
|
|
pr_err("built without vp3054 support\n");
|
|
#endif
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID:
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&dvico_fusionhdtv_hybrid,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_THOMSON_FE6600))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PRO:
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&dvico_fusionhdtv_xc3028,
|
|
&core->i2c_adap);
|
|
if (!fe0->dvb.frontend)
|
|
fe0->dvb.frontend = dvb_attach(mt352_attach,
|
|
&dvico_fusionhdtv_mt352_xc3028,
|
|
&core->i2c_adap);
|
|
/*
|
|
* On this board, the demod provides the I2C bus pullup.
|
|
* We must not permit gate_ctrl to be performed, or
|
|
* the xc3028 cannot communicate on the bus.
|
|
*/
|
|
if (fe0->dvb.frontend)
|
|
fe0->dvb.frontend->ops.i2c_gate_ctrl = NULL;
|
|
if (attach_xc3028(0x61, dev) < 0)
|
|
goto frontend_detach;
|
|
break;
|
|
case CX88_BOARD_PCHDTV_HD3000:
|
|
fe0->dvb.frontend = dvb_attach(or51132_attach, &pchdtv_hd3000,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_THOMSON_DTT761X))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q:
|
|
dev->ts_gen_cntrl = 0x08;
|
|
|
|
/* Do a hardware reset of chip before using it. */
|
|
cx_clear(MO_GP0_IO, 1);
|
|
mdelay(100);
|
|
cx_set(MO_GP0_IO, 1);
|
|
mdelay(200);
|
|
|
|
/* Select RF connector callback */
|
|
fusionhdtv_3_gold.pll_rf_set = lgdt330x_pll_rf_set;
|
|
fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
|
|
&fusionhdtv_3_gold,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_MICROTUNE_4042FI5))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T:
|
|
dev->ts_gen_cntrl = 0x08;
|
|
|
|
/* Do a hardware reset of chip before using it. */
|
|
cx_clear(MO_GP0_IO, 1);
|
|
mdelay(100);
|
|
cx_set(MO_GP0_IO, 9);
|
|
mdelay(200);
|
|
fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
|
|
&fusionhdtv_3_gold,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_THOMSON_DTT761X))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
|
|
dev->ts_gen_cntrl = 0x08;
|
|
|
|
/* Do a hardware reset of chip before using it. */
|
|
cx_clear(MO_GP0_IO, 1);
|
|
mdelay(100);
|
|
cx_set(MO_GP0_IO, 1);
|
|
mdelay(200);
|
|
fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
|
|
&fusionhdtv_5_gold,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_LG_TDVS_H06XF))
|
|
goto frontend_detach;
|
|
if (!dvb_attach(tda9887_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x43))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_PCHDTV_HD5500:
|
|
dev->ts_gen_cntrl = 0x08;
|
|
|
|
/* Do a hardware reset of chip before using it. */
|
|
cx_clear(MO_GP0_IO, 1);
|
|
mdelay(100);
|
|
cx_set(MO_GP0_IO, 1);
|
|
mdelay(200);
|
|
fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
|
|
&pchdtv_hd5500,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_LG_TDVS_H06XF))
|
|
goto frontend_detach;
|
|
if (!dvb_attach(tda9887_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x43))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_ATI_HDTVWONDER:
|
|
fe0->dvb.frontend = dvb_attach(nxt200x_attach,
|
|
&ati_hdtvwonder,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x61,
|
|
TUNER_PHILIPS_TUV1236D))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1:
|
|
case CX88_BOARD_HAUPPAUGE_NOVASE2_S1:
|
|
fe0->dvb.frontend = dvb_attach(cx24123_attach,
|
|
&hauppauge_novas_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
bool override_tone;
|
|
|
|
if (core->model == 92001)
|
|
override_tone = true;
|
|
else
|
|
override_tone = false;
|
|
|
|
if (!dvb_attach(isl6421_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap, 0x08, ISL6421_DCL,
|
|
0x00, override_tone))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_KWORLD_DVBS_100:
|
|
fe0->dvb.frontend = dvb_attach(cx24123_attach,
|
|
&kworld_dvbs_100_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
|
|
fe0->dvb.frontend->ops.set_voltage = kworld_dvbs_100_set_voltage;
|
|
}
|
|
break;
|
|
case CX88_BOARD_GENIATECH_DVBS:
|
|
fe0->dvb.frontend = dvb_attach(cx24123_attach,
|
|
&geniatech_dvbs_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
|
|
fe0->dvb.frontend->ops.set_voltage = geniatech_dvbs_set_voltage;
|
|
}
|
|
break;
|
|
case CX88_BOARD_PINNACLE_PCTV_HD_800i:
|
|
fe0->dvb.frontend = dvb_attach(s5h1409_attach,
|
|
&pinnacle_pctv_hd_800i_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(xc5000_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap,
|
|
&pinnacle_pctv_hd_800i_tuner_config))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
|
|
fe0->dvb.frontend = dvb_attach(s5h1409_attach,
|
|
&dvico_hdtv5_pci_nano_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
struct dvb_frontend *fe;
|
|
struct xc2028_config cfg = {
|
|
.i2c_adap = &core->i2c_adap,
|
|
.i2c_addr = 0x61,
|
|
};
|
|
static struct xc2028_ctrl ctl = {
|
|
.fname = XC2028_DEFAULT_FIRMWARE,
|
|
.max_len = 64,
|
|
.scode_table = XC3028_FE_OREN538,
|
|
};
|
|
|
|
fe = dvb_attach(xc2028_attach,
|
|
fe0->dvb.frontend, &cfg);
|
|
if (fe && fe->ops.tuner_ops.set_config)
|
|
fe->ops.tuner_ops.set_config(fe, &ctl);
|
|
}
|
|
break;
|
|
case CX88_BOARD_PINNACLE_HYBRID_PCTV:
|
|
case CX88_BOARD_WINFAST_DTV1800H:
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&cx88_pinnacle_hybrid_pctv,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
fe0->dvb.frontend->ops.i2c_gate_ctrl = NULL;
|
|
if (attach_xc3028(0x61, dev) < 0)
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_WINFAST_DTV1800H_XC4000:
|
|
case CX88_BOARD_WINFAST_DTV2000H_PLUS:
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&cx88_pinnacle_hybrid_pctv,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
struct xc4000_config cfg = {
|
|
.i2c_address = 0x61,
|
|
.default_pm = 0,
|
|
.dvb_amplitude = 134,
|
|
.set_smoothedcvbs = 1,
|
|
.if_khz = 4560
|
|
};
|
|
fe0->dvb.frontend->ops.i2c_gate_ctrl = NULL;
|
|
if (attach_xc4000(dev, &cfg) < 0)
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_GENIATECH_X8000_MT:
|
|
dev->ts_gen_cntrl = 0x00;
|
|
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&cx88_geniatech_x8000_mt,
|
|
&core->i2c_adap);
|
|
if (attach_xc3028(0x61, dev) < 0)
|
|
goto frontend_detach;
|
|
break;
|
|
case CX88_BOARD_KWORLD_ATSC_120:
|
|
fe0->dvb.frontend = dvb_attach(s5h1409_attach,
|
|
&kworld_atsc_120_config,
|
|
&core->i2c_adap);
|
|
if (attach_xc3028(0x61, dev) < 0)
|
|
goto frontend_detach;
|
|
break;
|
|
case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD:
|
|
fe0->dvb.frontend = dvb_attach(s5h1411_attach,
|
|
&dvico_fusionhdtv7_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(xc5000_attach, fe0->dvb.frontend,
|
|
&core->i2c_adap,
|
|
&dvico_fusionhdtv7_tuner_config))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_HAUPPAUGE_HVR4000:
|
|
/* MFE frontend 1 */
|
|
mfe_shared = 1;
|
|
dev->frontends.gate = 2;
|
|
/* DVB-S/S2 Init */
|
|
fe0->dvb.frontend = dvb_attach(cx24116_attach,
|
|
&hauppauge_hvr4000_config,
|
|
&dev->core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(isl6421_attach,
|
|
fe0->dvb.frontend,
|
|
&dev->core->i2c_adap,
|
|
0x08, ISL6421_DCL, 0x00, false))
|
|
goto frontend_detach;
|
|
}
|
|
/* MFE frontend 2 */
|
|
fe1 = vb2_dvb_get_frontend(&dev->frontends, 2);
|
|
if (!fe1)
|
|
goto frontend_detach;
|
|
/* DVB-T Init */
|
|
fe1->dvb.frontend = dvb_attach(cx22702_attach,
|
|
&hauppauge_hvr_config,
|
|
&dev->core->i2c_adap);
|
|
if (fe1->dvb.frontend) {
|
|
fe1->dvb.frontend->id = 1;
|
|
if (!dvb_attach(simple_tuner_attach,
|
|
fe1->dvb.frontend,
|
|
&dev->core->i2c_adap,
|
|
0x61, TUNER_PHILIPS_FMD1216ME_MK3))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_HAUPPAUGE_HVR4000LITE:
|
|
fe0->dvb.frontend = dvb_attach(cx24116_attach,
|
|
&hauppauge_hvr4000_config,
|
|
&dev->core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(isl6421_attach,
|
|
fe0->dvb.frontend,
|
|
&dev->core->i2c_adap,
|
|
0x08, ISL6421_DCL, 0x00, false))
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_PROF_6200:
|
|
case CX88_BOARD_TBS_8910:
|
|
case CX88_BOARD_TEVII_S420:
|
|
fe0->dvb.frontend = dvb_attach(stv0299_attach,
|
|
&tevii_tuner_sharp_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend, 0x60,
|
|
&core->i2c_adap, DVB_PLL_OPERA1))
|
|
goto frontend_detach;
|
|
core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
|
|
fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
|
|
|
|
} else {
|
|
fe0->dvb.frontend = dvb_attach(stv0288_attach,
|
|
&tevii_tuner_earda_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(stb6000_attach,
|
|
fe0->dvb.frontend, 0x61,
|
|
&core->i2c_adap))
|
|
goto frontend_detach;
|
|
core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
|
|
fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
|
|
}
|
|
}
|
|
break;
|
|
case CX88_BOARD_TEVII_S460:
|
|
fe0->dvb.frontend = dvb_attach(cx24116_attach,
|
|
&tevii_s460_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend)
|
|
fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
|
|
break;
|
|
case CX88_BOARD_TEVII_S464:
|
|
fe0->dvb.frontend = dvb_attach(ds3000_attach,
|
|
&tevii_ds3000_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
dvb_attach(ts2020_attach, fe0->dvb.frontend,
|
|
&tevii_ts2020_config, &core->i2c_adap);
|
|
fe0->dvb.frontend->ops.set_voltage =
|
|
tevii_dvbs_set_voltage;
|
|
}
|
|
break;
|
|
case CX88_BOARD_OMICOM_SS4_PCI:
|
|
case CX88_BOARD_TBS_8920:
|
|
case CX88_BOARD_PROF_7300:
|
|
case CX88_BOARD_SATTRADE_ST4200:
|
|
fe0->dvb.frontend = dvb_attach(cx24116_attach,
|
|
&hauppauge_hvr4000_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend)
|
|
fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
|
|
break;
|
|
case CX88_BOARD_TERRATEC_CINERGY_HT_PCI_MKII:
|
|
fe0->dvb.frontend = dvb_attach(zl10353_attach,
|
|
&cx88_terratec_cinergy_ht_pci_mkii_config,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
fe0->dvb.frontend->ops.i2c_gate_ctrl = NULL;
|
|
if (attach_xc3028(0x61, dev) < 0)
|
|
goto frontend_detach;
|
|
}
|
|
break;
|
|
case CX88_BOARD_PROF_7301:{
|
|
struct dvb_tuner_ops *tuner_ops = NULL;
|
|
|
|
fe0->dvb.frontend = dvb_attach(stv0900_attach,
|
|
&prof_7301_stv0900_config,
|
|
&core->i2c_adap, 0);
|
|
if (fe0->dvb.frontend) {
|
|
if (!dvb_attach(stb6100_attach, fe0->dvb.frontend,
|
|
&prof_7301_stb6100_config,
|
|
&core->i2c_adap))
|
|
goto frontend_detach;
|
|
|
|
tuner_ops = &fe0->dvb.frontend->ops.tuner_ops;
|
|
tuner_ops->set_frequency = stb6100_set_freq;
|
|
tuner_ops->get_frequency = stb6100_get_freq;
|
|
tuner_ops->set_bandwidth = stb6100_set_bandw;
|
|
tuner_ops->get_bandwidth = stb6100_get_bandw;
|
|
|
|
core->prev_set_voltage =
|
|
fe0->dvb.frontend->ops.set_voltage;
|
|
fe0->dvb.frontend->ops.set_voltage =
|
|
tevii_dvbs_set_voltage;
|
|
}
|
|
break;
|
|
}
|
|
case CX88_BOARD_SAMSUNG_SMT_7020:
|
|
dev->ts_gen_cntrl = 0x08;
|
|
|
|
cx_set(MO_GP0_IO, 0x0101);
|
|
|
|
cx_clear(MO_GP0_IO, 0x01);
|
|
mdelay(100);
|
|
cx_set(MO_GP0_IO, 0x01);
|
|
mdelay(200);
|
|
|
|
fe0->dvb.frontend = dvb_attach(stv0299_attach,
|
|
&samsung_stv0299_config,
|
|
&dev->core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
fe0->dvb.frontend->ops.tuner_ops.set_params =
|
|
samsung_smt_7020_tuner_set_params;
|
|
fe0->dvb.frontend->tuner_priv =
|
|
&dev->core->i2c_adap;
|
|
fe0->dvb.frontend->ops.set_voltage =
|
|
samsung_smt_7020_set_voltage;
|
|
fe0->dvb.frontend->ops.set_tone =
|
|
samsung_smt_7020_set_tone;
|
|
}
|
|
|
|
break;
|
|
case CX88_BOARD_TWINHAN_VP1027_DVBS:
|
|
dev->ts_gen_cntrl = 0x00;
|
|
fe0->dvb.frontend = dvb_attach(mb86a16_attach,
|
|
&twinhan_vp1027,
|
|
&core->i2c_adap);
|
|
if (fe0->dvb.frontend) {
|
|
core->prev_set_voltage =
|
|
fe0->dvb.frontend->ops.set_voltage;
|
|
fe0->dvb.frontend->ops.set_voltage =
|
|
vp1027_set_voltage;
|
|
}
|
|
break;
|
|
|
|
default:
|
|
pr_err("The frontend of your DVB/ATSC card isn't supported yet\n");
|
|
break;
|
|
}
|
|
|
|
if ((NULL == fe0->dvb.frontend) || (fe1 && NULL == fe1->dvb.frontend)) {
|
|
pr_err("frontend initialization failed\n");
|
|
goto frontend_detach;
|
|
}
|
|
/* define general-purpose callback pointer */
|
|
fe0->dvb.frontend->callback = cx88_tuner_callback;
|
|
|
|
/* Ensure all frontends negotiate bus access */
|
|
fe0->dvb.frontend->ops.ts_bus_ctrl = cx88_dvb_bus_ctrl;
|
|
if (fe1)
|
|
fe1->dvb.frontend->ops.ts_bus_ctrl = cx88_dvb_bus_ctrl;
|
|
|
|
/* Put the analog decoder in standby to keep it quiet */
|
|
call_all(core, core, s_power, 0);
|
|
|
|
/* register everything */
|
|
res = vb2_dvb_register_bus(&dev->frontends, THIS_MODULE, dev,
|
|
&dev->pci->dev, NULL, adapter_nr,
|
|
mfe_shared);
|
|
if (res)
|
|
goto frontend_detach;
|
|
return res;
|
|
|
|
frontend_detach:
|
|
core->gate_ctrl = NULL;
|
|
vb2_dvb_dealloc_frontends(&dev->frontends);
|
|
return res;
|
|
}
|
|
|
|
/* ----------------------------------------------------------- */
|
|
|
|
/* CX8802 MPEG -> mini driver - We have been given the hardware */
|
|
static int cx8802_dvb_advise_acquire(struct cx8802_driver *drv)
|
|
{
|
|
struct cx88_core *core = drv->core;
|
|
int err = 0;
|
|
|
|
dprintk(1, "%s\n", __func__);
|
|
|
|
switch (core->boardnr) {
|
|
case CX88_BOARD_HAUPPAUGE_HVR1300:
|
|
/* We arrive here with either the cx23416 or the cx22702
|
|
* on the bus. Take the bus from the cx23416 and enable the
|
|
* cx22702 demod
|
|
*/
|
|
/* Toggle reset on cx22702 leaving i2c active */
|
|
cx_set(MO_GP0_IO, 0x00000080);
|
|
udelay(1000);
|
|
cx_clear(MO_GP0_IO, 0x00000080);
|
|
udelay(50);
|
|
cx_set(MO_GP0_IO, 0x00000080);
|
|
udelay(1000);
|
|
/* enable the cx22702 pins */
|
|
cx_clear(MO_GP0_IO, 0x00000004);
|
|
udelay(1000);
|
|
break;
|
|
|
|
case CX88_BOARD_HAUPPAUGE_HVR3000:
|
|
case CX88_BOARD_HAUPPAUGE_HVR4000:
|
|
/* Toggle reset on cx22702 leaving i2c active */
|
|
cx_set(MO_GP0_IO, 0x00000080);
|
|
udelay(1000);
|
|
cx_clear(MO_GP0_IO, 0x00000080);
|
|
udelay(50);
|
|
cx_set(MO_GP0_IO, 0x00000080);
|
|
udelay(1000);
|
|
switch (core->dvbdev->frontends.active_fe_id) {
|
|
case 1: /* DVB-S/S2 Enabled */
|
|
/* tri-state the cx22702 pins */
|
|
cx_set(MO_GP0_IO, 0x00000004);
|
|
/* Take the cx24116/cx24123 out of reset */
|
|
cx_write(MO_SRST_IO, 1);
|
|
core->dvbdev->ts_gen_cntrl = 0x02; /* Parallel IO */
|
|
break;
|
|
case 2: /* DVB-T Enabled */
|
|
/* Put the cx24116/cx24123 into reset */
|
|
cx_write(MO_SRST_IO, 0);
|
|
/* enable the cx22702 pins */
|
|
cx_clear(MO_GP0_IO, 0x00000004);
|
|
core->dvbdev->ts_gen_cntrl = 0x0c; /* Serial IO */
|
|
break;
|
|
}
|
|
udelay(1000);
|
|
break;
|
|
|
|
case CX88_BOARD_WINFAST_DTV2000H_PLUS:
|
|
/* set RF input to AIR for DVB-T (GPIO 16) */
|
|
cx_write(MO_GP2_IO, 0x0101);
|
|
break;
|
|
|
|
default:
|
|
err = -ENODEV;
|
|
}
|
|
return err;
|
|
}
|
|
|
|
/* CX8802 MPEG -> mini driver - We no longer have the hardware */
|
|
static int cx8802_dvb_advise_release(struct cx8802_driver *drv)
|
|
{
|
|
struct cx88_core *core = drv->core;
|
|
int err = 0;
|
|
|
|
dprintk(1, "%s\n", __func__);
|
|
|
|
switch (core->boardnr) {
|
|
case CX88_BOARD_HAUPPAUGE_HVR1300:
|
|
/* Do Nothing, leave the cx22702 on the bus. */
|
|
break;
|
|
case CX88_BOARD_HAUPPAUGE_HVR3000:
|
|
case CX88_BOARD_HAUPPAUGE_HVR4000:
|
|
break;
|
|
default:
|
|
err = -ENODEV;
|
|
}
|
|
return err;
|
|
}
|
|
|
|
static int cx8802_dvb_probe(struct cx8802_driver *drv)
|
|
{
|
|
struct cx88_core *core = drv->core;
|
|
struct cx8802_dev *dev = drv->core->dvbdev;
|
|
int err;
|
|
struct vb2_dvb_frontend *fe;
|
|
int i;
|
|
|
|
dprintk(1, "%s\n", __func__);
|
|
dprintk(1, " ->being probed by Card=%d Name=%s, PCI %02x:%02x\n",
|
|
core->boardnr,
|
|
core->name,
|
|
core->pci_bus,
|
|
core->pci_slot);
|
|
|
|
err = -ENODEV;
|
|
if (!(core->board.mpeg & CX88_MPEG_DVB))
|
|
goto fail_core;
|
|
|
|
/* If vp3054 isn't enabled, a stub will just return 0 */
|
|
err = vp3054_i2c_probe(dev);
|
|
if (err != 0)
|
|
goto fail_core;
|
|
|
|
/* dvb stuff */
|
|
pr_info("cx2388x based DVB/ATSC card\n");
|
|
dev->ts_gen_cntrl = 0x0c;
|
|
|
|
err = cx8802_alloc_frontends(dev);
|
|
if (err)
|
|
goto fail_core;
|
|
|
|
for (i = 1; i <= core->board.num_frontends; i++) {
|
|
struct vb2_queue *q;
|
|
|
|
fe = vb2_dvb_get_frontend(&core->dvbdev->frontends, i);
|
|
if (!fe) {
|
|
pr_err("%s() failed to get frontend(%d)\n",
|
|
__func__, i);
|
|
err = -ENODEV;
|
|
goto fail_probe;
|
|
}
|
|
q = &fe->dvb.dvbq;
|
|
q->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
|
|
q->io_modes = VB2_MMAP | VB2_USERPTR | VB2_DMABUF | VB2_READ;
|
|
q->gfp_flags = GFP_DMA32;
|
|
q->min_buffers_needed = 2;
|
|
q->drv_priv = dev;
|
|
q->buf_struct_size = sizeof(struct cx88_buffer);
|
|
q->ops = &dvb_qops;
|
|
q->mem_ops = &vb2_dma_sg_memops;
|
|
q->timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
|
|
q->lock = &core->lock;
|
|
q->dev = &dev->pci->dev;
|
|
|
|
err = vb2_queue_init(q);
|
|
if (err < 0)
|
|
goto fail_probe;
|
|
|
|
/* init struct vb2_dvb */
|
|
fe->dvb.name = dev->core->name;
|
|
}
|
|
|
|
err = dvb_register(dev);
|
|
if (err)
|
|
/* frontends/adapter de-allocated in dvb_register */
|
|
pr_err("dvb_register failed (err = %d)\n", err);
|
|
return err;
|
|
fail_probe:
|
|
vb2_dvb_dealloc_frontends(&core->dvbdev->frontends);
|
|
fail_core:
|
|
return err;
|
|
}
|
|
|
|
static int cx8802_dvb_remove(struct cx8802_driver *drv)
|
|
{
|
|
struct cx88_core *core = drv->core;
|
|
struct cx8802_dev *dev = drv->core->dvbdev;
|
|
|
|
dprintk(1, "%s\n", __func__);
|
|
|
|
vb2_dvb_unregister_bus(&dev->frontends);
|
|
|
|
vp3054_i2c_remove(dev);
|
|
|
|
core->gate_ctrl = NULL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct cx8802_driver cx8802_dvb_driver = {
|
|
.type_id = CX88_MPEG_DVB,
|
|
.hw_access = CX8802_DRVCTL_SHARED,
|
|
.probe = cx8802_dvb_probe,
|
|
.remove = cx8802_dvb_remove,
|
|
.advise_acquire = cx8802_dvb_advise_acquire,
|
|
.advise_release = cx8802_dvb_advise_release,
|
|
};
|
|
|
|
static int __init dvb_init(void)
|
|
{
|
|
pr_info("cx2388x dvb driver version %s loaded\n", CX88_VERSION);
|
|
return cx8802_register_driver(&cx8802_dvb_driver);
|
|
}
|
|
|
|
static void __exit dvb_fini(void)
|
|
{
|
|
cx8802_unregister_driver(&cx8802_dvb_driver);
|
|
}
|
|
|
|
module_init(dvb_init);
|
|
module_exit(dvb_fini);
|