121 lines
3.4 KiB
Plaintext
121 lines
3.4 KiB
Plaintext
|
#
|
||
|
# FPGA framework configuration
|
||
|
#
|
||
|
|
||
|
menuconfig FPGA
|
||
|
tristate "FPGA Configuration Framework"
|
||
|
help
|
||
|
Say Y here if you want support for configuring FPGAs from the
|
||
|
kernel. The FPGA framework adds a FPGA manager class and FPGA
|
||
|
manager drivers.
|
||
|
|
||
|
if FPGA
|
||
|
|
||
|
config FPGA_REGION
|
||
|
tristate "FPGA Region"
|
||
|
depends on OF && FPGA_BRIDGE
|
||
|
help
|
||
|
FPGA Regions allow loading FPGA images under control of
|
||
|
the Device Tree.
|
||
|
|
||
|
config FPGA_MGR_ICE40_SPI
|
||
|
tristate "Lattice iCE40 SPI"
|
||
|
depends on OF && SPI
|
||
|
help
|
||
|
FPGA manager driver support for Lattice iCE40 FPGAs over SPI.
|
||
|
|
||
|
config FPGA_MGR_ALTERA_CVP
|
||
|
tristate "Altera Arria-V/Cyclone-V/Stratix-V CvP FPGA Manager"
|
||
|
depends on PCI
|
||
|
help
|
||
|
FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V
|
||
|
and Arria 10 Altera FPGAs using the CvP interface over PCIe.
|
||
|
|
||
|
config FPGA_MGR_ALTERA_PS_SPI
|
||
|
tristate "Altera FPGA Passive Serial over SPI"
|
||
|
depends on SPI
|
||
|
help
|
||
|
FPGA manager driver support for Altera Arria/Cyclone/Stratix
|
||
|
using the passive serial interface over SPI.
|
||
|
|
||
|
config FPGA_MGR_SOCFPGA
|
||
|
tristate "Altera SOCFPGA FPGA Manager"
|
||
|
depends on ARCH_SOCFPGA || COMPILE_TEST
|
||
|
help
|
||
|
FPGA manager driver support for Altera SOCFPGA.
|
||
|
|
||
|
config FPGA_MGR_SOCFPGA_A10
|
||
|
tristate "Altera SoCFPGA Arria10"
|
||
|
depends on ARCH_SOCFPGA || COMPILE_TEST
|
||
|
select REGMAP_MMIO
|
||
|
help
|
||
|
FPGA manager driver support for Altera Arria10 SoCFPGA.
|
||
|
|
||
|
config FPGA_MGR_TS73XX
|
||
|
tristate "Technologic Systems TS-73xx SBC FPGA Manager"
|
||
|
depends on ARCH_EP93XX && MACH_TS72XX
|
||
|
help
|
||
|
FPGA manager driver support for the Altera Cyclone II FPGA
|
||
|
present on the TS-73xx SBC boards.
|
||
|
|
||
|
config FPGA_MGR_XILINX_SPI
|
||
|
tristate "Xilinx Configuration over Slave Serial (SPI)"
|
||
|
depends on SPI
|
||
|
help
|
||
|
FPGA manager driver support for Xilinx FPGA configuration
|
||
|
over slave serial interface.
|
||
|
|
||
|
config FPGA_MGR_ZYNQ_FPGA
|
||
|
tristate "Xilinx Zynq FPGA"
|
||
|
depends on ARCH_ZYNQ || COMPILE_TEST
|
||
|
depends on HAS_DMA
|
||
|
help
|
||
|
FPGA manager driver support for Xilinx Zynq FPGAs.
|
||
|
|
||
|
config FPGA_BRIDGE
|
||
|
tristate "FPGA Bridge Framework"
|
||
|
depends on OF
|
||
|
help
|
||
|
Say Y here if you want to support bridges connected between host
|
||
|
processors and FPGAs or between FPGAs.
|
||
|
|
||
|
config SOCFPGA_FPGA_BRIDGE
|
||
|
tristate "Altera SoCFPGA FPGA Bridges"
|
||
|
depends on ARCH_SOCFPGA && FPGA_BRIDGE
|
||
|
help
|
||
|
Say Y to enable drivers for FPGA bridges for Altera SOCFPGA
|
||
|
devices.
|
||
|
|
||
|
config ALTERA_FREEZE_BRIDGE
|
||
|
tristate "Altera FPGA Freeze Bridge"
|
||
|
depends on ARCH_SOCFPGA && FPGA_BRIDGE
|
||
|
help
|
||
|
Say Y to enable drivers for Altera FPGA Freeze bridges. A
|
||
|
freeze bridge is a bridge that exists in the FPGA fabric to
|
||
|
isolate one region of the FPGA from the busses while that
|
||
|
region is being reprogrammed.
|
||
|
|
||
|
config ALTERA_PR_IP_CORE
|
||
|
tristate "Altera Partial Reconfiguration IP Core"
|
||
|
help
|
||
|
Core driver support for Altera Partial Reconfiguration IP component
|
||
|
|
||
|
config ALTERA_PR_IP_CORE_PLAT
|
||
|
tristate "Platform support of Altera Partial Reconfiguration IP Core"
|
||
|
depends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM
|
||
|
help
|
||
|
Platform driver support for Altera Partial Reconfiguration IP
|
||
|
component
|
||
|
|
||
|
config XILINX_PR_DECOUPLER
|
||
|
tristate "Xilinx LogiCORE PR Decoupler"
|
||
|
depends on FPGA_BRIDGE
|
||
|
depends on HAS_IOMEM
|
||
|
help
|
||
|
Say Y to enable drivers for Xilinx LogiCORE PR Decoupler.
|
||
|
The PR Decoupler exists in the FPGA fabric to isolate one
|
||
|
region of the FPGA from the busses while that region is
|
||
|
being reprogrammed during partial reconfig.
|
||
|
|
||
|
endif # FPGA
|