378 lines
8.6 KiB
C
378 lines
8.6 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* misc.c
|
||
|
|
*
|
||
|
|
* This is a collection of several routines from gzip-1.0.3
|
||
|
|
* adapted for Linux.
|
||
|
|
*
|
||
|
|
* malloc by Hannu Savolainen 1993 and Matthias Urlichs 1994
|
||
|
|
* puts by Nick Holloway 1993, better puts by Martin Mares 1995
|
||
|
|
* adaptation for Linux/CRIS Axis Communications AB, 1999
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* where the piggybacked kernel image expects itself to live.
|
||
|
|
* it is the same address we use when we network load an uncompressed
|
||
|
|
* image into DRAM, and it is the address the kernel is linked to live
|
||
|
|
* at by vmlinux.lds.S
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define KERNEL_LOAD_ADR 0x40004000
|
||
|
|
|
||
|
|
#include <linux/types.h>
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETRAX_ARCH_V32
|
||
|
|
#include <hwregs/reg_rdwr.h>
|
||
|
|
#include <hwregs/reg_map.h>
|
||
|
|
#include <hwregs/ser_defs.h>
|
||
|
|
#include <hwregs/pinmux_defs.h>
|
||
|
|
#ifdef CONFIG_CRIS_MACH_ARTPEC3
|
||
|
|
#include <hwregs/clkgen_defs.h>
|
||
|
|
#endif
|
||
|
|
#else
|
||
|
|
#include <arch/svinto.h>
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* gzip declarations
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define OF(args) args
|
||
|
|
#define STATIC static
|
||
|
|
|
||
|
|
void *memset(void *s, int c, size_t n);
|
||
|
|
void *memcpy(void *__dest, __const void *__src, size_t __n);
|
||
|
|
|
||
|
|
#define memzero(s, n) memset((s), 0, (n))
|
||
|
|
|
||
|
|
typedef unsigned char uch;
|
||
|
|
typedef unsigned short ush;
|
||
|
|
typedef unsigned long ulg;
|
||
|
|
|
||
|
|
#define WSIZE 0x8000 /* Window size must be at least 32k, */
|
||
|
|
/* and a power of two */
|
||
|
|
|
||
|
|
static uch *inbuf; /* input buffer */
|
||
|
|
static uch window[WSIZE]; /* Sliding window buffer */
|
||
|
|
|
||
|
|
unsigned inptr = 0; /* index of next byte to be processed in inbuf
|
||
|
|
* After decompression it will contain the
|
||
|
|
* compressed size, and head.S will read it.
|
||
|
|
*/
|
||
|
|
|
||
|
|
static unsigned outcnt = 0; /* bytes in output buffer */
|
||
|
|
|
||
|
|
/* gzip flag byte */
|
||
|
|
#define ASCII_FLAG 0x01 /* bit 0 set: file probably ascii text */
|
||
|
|
#define CONTINUATION 0x02 /* bit 1 set: continuation of multi-part gzip file */
|
||
|
|
#define EXTRA_FIELD 0x04 /* bit 2 set: extra field present */
|
||
|
|
#define ORIG_NAME 0x08 /* bit 3 set: original file name present */
|
||
|
|
#define COMMENT 0x10 /* bit 4 set: file comment present */
|
||
|
|
#define ENCRYPTED 0x20 /* bit 5 set: file is encrypted */
|
||
|
|
#define RESERVED 0xC0 /* bit 6,7: reserved */
|
||
|
|
|
||
|
|
#define get_byte() (inbuf[inptr++])
|
||
|
|
|
||
|
|
/* Diagnostic functions */
|
||
|
|
#ifdef DEBUG
|
||
|
|
# define Assert(cond, msg) do { \
|
||
|
|
if (!(cond)) \
|
||
|
|
error(msg); \
|
||
|
|
} while (0)
|
||
|
|
# define Trace(x) fprintf x
|
||
|
|
# define Tracev(x) do { \
|
||
|
|
if (verbose) \
|
||
|
|
fprintf x; \
|
||
|
|
} while (0)
|
||
|
|
# define Tracevv(x) do { \
|
||
|
|
if (verbose > 1) \
|
||
|
|
fprintf x; \
|
||
|
|
} while (0)
|
||
|
|
# define Tracec(c, x) do { \
|
||
|
|
if (verbose && (c)) \
|
||
|
|
fprintf x; \
|
||
|
|
} while (0)
|
||
|
|
# define Tracecv(c, x) do { \
|
||
|
|
if (verbose > 1 && (c)) \
|
||
|
|
fprintf x; \
|
||
|
|
} while (0)
|
||
|
|
#else
|
||
|
|
# define Assert(cond, msg)
|
||
|
|
# define Trace(x)
|
||
|
|
# define Tracev(x)
|
||
|
|
# define Tracevv(x)
|
||
|
|
# define Tracec(c, x)
|
||
|
|
# define Tracecv(c, x)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
static void flush_window(void);
|
||
|
|
static void error(char *m);
|
||
|
|
static void aputs(const char *s);
|
||
|
|
|
||
|
|
extern char *input_data; /* lives in head.S */
|
||
|
|
|
||
|
|
static long bytes_out;
|
||
|
|
static uch *output_data;
|
||
|
|
static unsigned long output_ptr;
|
||
|
|
|
||
|
|
/* the "heap" is put directly after the BSS ends, at end */
|
||
|
|
|
||
|
|
extern int _end;
|
||
|
|
static long free_mem_ptr = (long)&_end;
|
||
|
|
static long free_mem_end_ptr;
|
||
|
|
|
||
|
|
#include "../../../../../lib/inflate.c"
|
||
|
|
|
||
|
|
/* decompressor info and error messages to serial console */
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETRAX_ARCH_V32
|
||
|
|
static inline void serout(const char *s, reg_scope_instances regi_ser)
|
||
|
|
{
|
||
|
|
reg_ser_rs_stat_din rs;
|
||
|
|
reg_ser_rw_dout dout = {.data = *s};
|
||
|
|
|
||
|
|
do {
|
||
|
|
rs = REG_RD(ser, regi_ser, rs_stat_din);
|
||
|
|
}
|
||
|
|
while (!rs.tr_rdy);/* Wait for transceiver. */
|
||
|
|
|
||
|
|
REG_WR(ser, regi_ser, rw_dout, dout);
|
||
|
|
}
|
||
|
|
#define SEROUT(S, N) \
|
||
|
|
do { \
|
||
|
|
serout(S, regi_ser ## N); \
|
||
|
|
s++; \
|
||
|
|
} while (0)
|
||
|
|
#else
|
||
|
|
#define SEROUT(S, N) do { \
|
||
|
|
while (!(*R_SERIAL ## N ## _STATUS & (1 << 5))) \
|
||
|
|
; \
|
||
|
|
*R_SERIAL ## N ## _TR_DATA = *s++; \
|
||
|
|
} while (0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
static void aputs(const char *s)
|
||
|
|
{
|
||
|
|
#ifndef CONFIG_ETRAX_DEBUG_PORT_NULL
|
||
|
|
while (*s) {
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT0
|
||
|
|
SEROUT(s, 0);
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT1
|
||
|
|
SEROUT(s, 1);
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT2
|
||
|
|
SEROUT(s, 2);
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT3
|
||
|
|
SEROUT(s, 3);
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
#endif /* CONFIG_ETRAX_DEBUG_PORT_NULL */
|
||
|
|
}
|
||
|
|
|
||
|
|
void *memset(void *s, int c, size_t n)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
char *ss = (char*)s;
|
||
|
|
|
||
|
|
for (i=0;i<n;i++) ss[i] = c;
|
||
|
|
|
||
|
|
return s;
|
||
|
|
}
|
||
|
|
|
||
|
|
void *memcpy(void *__dest, __const void *__src, size_t __n)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
char *d = (char *)__dest, *s = (char *)__src;
|
||
|
|
|
||
|
|
for (i = 0; i < __n; i++)
|
||
|
|
d[i] = s[i];
|
||
|
|
|
||
|
|
return __dest;
|
||
|
|
}
|
||
|
|
|
||
|
|
/* ===========================================================================
|
||
|
|
* Write the output window window[0..outcnt-1] and update crc and bytes_out.
|
||
|
|
* (Used for the decompressed data only.)
|
||
|
|
*/
|
||
|
|
|
||
|
|
static void flush_window(void)
|
||
|
|
{
|
||
|
|
ulg c = crc; /* temporary variable */
|
||
|
|
unsigned n;
|
||
|
|
uch *in, *out, ch;
|
||
|
|
|
||
|
|
in = window;
|
||
|
|
out = &output_data[output_ptr];
|
||
|
|
for (n = 0; n < outcnt; n++) {
|
||
|
|
ch = *out = *in;
|
||
|
|
out++;
|
||
|
|
in++;
|
||
|
|
c = crc_32_tab[((int)c ^ ch) & 0xff] ^ (c >> 8);
|
||
|
|
}
|
||
|
|
crc = c;
|
||
|
|
bytes_out += (ulg)outcnt;
|
||
|
|
output_ptr += (ulg)outcnt;
|
||
|
|
outcnt = 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void error(char *x)
|
||
|
|
{
|
||
|
|
aputs("\n\n");
|
||
|
|
aputs(x);
|
||
|
|
aputs("\n\n -- System halted\n");
|
||
|
|
|
||
|
|
while(1); /* Halt */
|
||
|
|
}
|
||
|
|
|
||
|
|
void setup_normal_output_buffer(void)
|
||
|
|
{
|
||
|
|
output_data = (char *)KERNEL_LOAD_ADR;
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETRAX_ARCH_V32
|
||
|
|
static inline void serial_setup(reg_scope_instances regi_ser)
|
||
|
|
{
|
||
|
|
reg_ser_rw_xoff xoff;
|
||
|
|
reg_ser_rw_tr_ctrl tr_ctrl;
|
||
|
|
reg_ser_rw_rec_ctrl rec_ctrl;
|
||
|
|
reg_ser_rw_tr_baud_div tr_baud;
|
||
|
|
reg_ser_rw_rec_baud_div rec_baud;
|
||
|
|
|
||
|
|
/* Turn off XOFF. */
|
||
|
|
xoff = REG_RD(ser, regi_ser, rw_xoff);
|
||
|
|
|
||
|
|
xoff.chr = 0;
|
||
|
|
xoff.automatic = regk_ser_no;
|
||
|
|
|
||
|
|
REG_WR(ser, regi_ser, rw_xoff, xoff);
|
||
|
|
|
||
|
|
/* Set baudrate and stopbits. */
|
||
|
|
tr_ctrl = REG_RD(ser, regi_ser, rw_tr_ctrl);
|
||
|
|
rec_ctrl = REG_RD(ser, regi_ser, rw_rec_ctrl);
|
||
|
|
tr_baud = REG_RD(ser, regi_ser, rw_tr_baud_div);
|
||
|
|
rec_baud = REG_RD(ser, regi_ser, rw_rec_baud_div);
|
||
|
|
|
||
|
|
tr_ctrl.stop_bits = 1; /* 2 stop bits. */
|
||
|
|
tr_ctrl.en = 1; /* enable transmitter */
|
||
|
|
rec_ctrl.en = 1; /* enabler receiver */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The baudrate setup used to be a bit fishy, but now transmitter and
|
||
|
|
* receiver are both set to the intended baud rate, 115200.
|
||
|
|
* The magic value is 29.493 MHz.
|
||
|
|
*/
|
||
|
|
tr_ctrl.base_freq = regk_ser_f29_493;
|
||
|
|
rec_ctrl.base_freq = regk_ser_f29_493;
|
||
|
|
tr_baud.div = (29493000 / 8) / 115200;
|
||
|
|
rec_baud.div = (29493000 / 8) / 115200;
|
||
|
|
|
||
|
|
REG_WR(ser, regi_ser, rw_tr_ctrl, tr_ctrl);
|
||
|
|
REG_WR(ser, regi_ser, rw_tr_baud_div, tr_baud);
|
||
|
|
REG_WR(ser, regi_ser, rw_rec_ctrl, rec_ctrl);
|
||
|
|
REG_WR(ser, regi_ser, rw_rec_baud_div, rec_baud);
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
void decompress_kernel(void)
|
||
|
|
{
|
||
|
|
char revision;
|
||
|
|
char compile_rev;
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETRAX_ARCH_V32
|
||
|
|
/* Need at least a CRISv32 to run. */
|
||
|
|
compile_rev = 32;
|
||
|
|
#if defined(CONFIG_ETRAX_DEBUG_PORT1) || \
|
||
|
|
defined(CONFIG_ETRAX_DEBUG_PORT2) || \
|
||
|
|
defined(CONFIG_ETRAX_DEBUG_PORT3)
|
||
|
|
reg_pinmux_rw_hwprot hwprot;
|
||
|
|
|
||
|
|
#ifdef CONFIG_CRIS_MACH_ARTPEC3
|
||
|
|
reg_clkgen_rw_clk_ctrl clk_ctrl;
|
||
|
|
|
||
|
|
/* Enable corresponding clock region when serial 1..3 selected */
|
||
|
|
|
||
|
|
clk_ctrl = REG_RD(clkgen, regi_clkgen, rw_clk_ctrl);
|
||
|
|
clk_ctrl.sser_ser_dma6_7 = regk_clkgen_yes;
|
||
|
|
REG_WR(clkgen, regi_clkgen, rw_clk_ctrl, clk_ctrl);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* pinmux setup for ports 1..3 */
|
||
|
|
hwprot = REG_RD(pinmux, regi_pinmux, rw_hwprot);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT0
|
||
|
|
serial_setup(regi_ser0);
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT1
|
||
|
|
hwprot.ser1 = regk_pinmux_yes;
|
||
|
|
serial_setup(regi_ser1);
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT2
|
||
|
|
hwprot.ser2 = regk_pinmux_yes;
|
||
|
|
serial_setup(regi_ser2);
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT3
|
||
|
|
hwprot.ser3 = regk_pinmux_yes;
|
||
|
|
serial_setup(regi_ser3);
|
||
|
|
#endif
|
||
|
|
#if defined(CONFIG_ETRAX_DEBUG_PORT1) || \
|
||
|
|
defined(CONFIG_ETRAX_DEBUG_PORT2) || \
|
||
|
|
defined(CONFIG_ETRAX_DEBUG_PORT3)
|
||
|
|
REG_WR(pinmux, regi_pinmux, rw_hwprot, hwprot);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* input_data is set in head.S */
|
||
|
|
inbuf = input_data;
|
||
|
|
#else /* CRISv10 */
|
||
|
|
/* Need at least a crisv10 to run. */
|
||
|
|
compile_rev = 10;
|
||
|
|
|
||
|
|
/* input_data is set in head.S */
|
||
|
|
inbuf = input_data;
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT0
|
||
|
|
*R_SERIAL0_XOFF = 0;
|
||
|
|
*R_SERIAL0_BAUD = 0x99;
|
||
|
|
*R_SERIAL0_TR_CTRL = 0x40;
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT1
|
||
|
|
*R_SERIAL1_XOFF = 0;
|
||
|
|
*R_SERIAL1_BAUD = 0x99;
|
||
|
|
*R_SERIAL1_TR_CTRL = 0x40;
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT2
|
||
|
|
*R_GEN_CONFIG = 0x08;
|
||
|
|
*R_SERIAL2_XOFF = 0;
|
||
|
|
*R_SERIAL2_BAUD = 0x99;
|
||
|
|
*R_SERIAL2_TR_CTRL = 0x40;
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT3
|
||
|
|
*R_GEN_CONFIG = 0x100;
|
||
|
|
*R_SERIAL3_XOFF = 0;
|
||
|
|
*R_SERIAL3_BAUD = 0x99;
|
||
|
|
*R_SERIAL3_TR_CTRL = 0x40;
|
||
|
|
#endif
|
||
|
|
#endif
|
||
|
|
|
||
|
|
setup_normal_output_buffer();
|
||
|
|
|
||
|
|
makecrc();
|
||
|
|
|
||
|
|
__asm__ volatile ("move $vr,%0" : "=rm" (revision));
|
||
|
|
if (revision < compile_rev) {
|
||
|
|
#ifdef CONFIG_ETRAX_ARCH_V32
|
||
|
|
aputs("You need at least ETRAX FS to run Linux 2.6/crisv32\n");
|
||
|
|
#else
|
||
|
|
aputs("You need an ETRAX 100LX to run linux 2.6/crisv10\n");
|
||
|
|
#endif
|
||
|
|
while(1);
|
||
|
|
}
|
||
|
|
|
||
|
|
aputs("Uncompressing Linux...\n");
|
||
|
|
gunzip();
|
||
|
|
aputs("Done. Now booting the kernel\n");
|
||
|
|
}
|