78 lines
1.4 KiB
Plaintext
78 lines
1.4 KiB
Plaintext
|
/*
|
||
|
|
* Realtek RTD1295 SoC
|
||
|
|
*
|
||
|
|
* Copyright (c) 2016-2017 Andreas Färber
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "rtd129x.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
compatible = "realtek,rtd1295";
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu0: cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
||
|
|
reg = <0x0 0x0>;
|
||
|
|
next-level-cache = <&l2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu1: cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
||
|
|
reg = <0x0 0x1>;
|
||
|
|
next-level-cache = <&l2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu2: cpu@2 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
||
|
|
reg = <0x0 0x2>;
|
||
|
|
next-level-cache = <&l2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu3: cpu@3 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
||
|
|
reg = <0x0 0x3>;
|
||
|
|
next-level-cache = <&l2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
l2: l2-cache {
|
||
|
|
compatible = "cache";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
reserved-memory {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
tee@10100000 {
|
||
|
|
reg = <0x10100000 0xf00000>;
|
||
|
|
no-map;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv8-timer";
|
||
|
|
interrupts = <GIC_PPI 13
|
||
|
|
(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 14
|
||
|
|
(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 11
|
||
|
|
(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 10
|
||
|
|
(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&arm_pmu {
|
||
|
|
interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
|
||
|
|
};
|