139 lines
4.1 KiB
C
139 lines
4.1 KiB
C
|
/*
|
||
|
|
* Copyright 2015 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
#ifndef _SMUMGR_H_
|
||
|
|
#define _SMUMGR_H_
|
||
|
|
#include <linux/types.h>
|
||
|
|
#include "amd_powerplay.h"
|
||
|
|
#include "hwmgr.h"
|
||
|
|
|
||
|
|
#define smu_lower_32_bits(n) ((uint32_t)(n))
|
||
|
|
#define smu_upper_32_bits(n) ((uint32_t)(((n)>>16)>>16))
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
enum AVFS_BTC_STATUS {
|
||
|
|
AVFS_BTC_BOOT = 0,
|
||
|
|
AVFS_BTC_BOOT_STARTEDSMU,
|
||
|
|
AVFS_LOAD_VIRUS,
|
||
|
|
AVFS_BTC_VIRUS_LOADED,
|
||
|
|
AVFS_BTC_VIRUS_FAIL,
|
||
|
|
AVFS_BTC_COMPLETED_PREVIOUSLY,
|
||
|
|
AVFS_BTC_ENABLEAVFS,
|
||
|
|
AVFS_BTC_STARTED,
|
||
|
|
AVFS_BTC_FAILED,
|
||
|
|
AVFS_BTC_RESTOREVFT_FAILED,
|
||
|
|
AVFS_BTC_SAVEVFT_FAILED,
|
||
|
|
AVFS_BTC_DPMTABLESETUP_FAILED,
|
||
|
|
AVFS_BTC_COMPLETED_UNSAVED,
|
||
|
|
AVFS_BTC_COMPLETED_SAVED,
|
||
|
|
AVFS_BTC_COMPLETED_RESTORED,
|
||
|
|
AVFS_BTC_DISABLED,
|
||
|
|
AVFS_BTC_NOTSUPPORTED,
|
||
|
|
AVFS_BTC_SMUMSG_ERROR
|
||
|
|
};
|
||
|
|
|
||
|
|
enum SMU_TABLE {
|
||
|
|
SMU_UVD_TABLE = 0,
|
||
|
|
SMU_VCE_TABLE,
|
||
|
|
SMU_SAMU_TABLE,
|
||
|
|
SMU_BIF_TABLE,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum SMU_TYPE {
|
||
|
|
SMU_SoftRegisters = 0,
|
||
|
|
SMU_Discrete_DpmTable,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum SMU_MEMBER {
|
||
|
|
HandshakeDisables = 0,
|
||
|
|
VoltageChangeTimeout,
|
||
|
|
AverageGraphicsActivity,
|
||
|
|
PreVBlankGap,
|
||
|
|
VBlankTimeout,
|
||
|
|
UcodeLoadStatus,
|
||
|
|
UvdBootLevel,
|
||
|
|
VceBootLevel,
|
||
|
|
SamuBootLevel,
|
||
|
|
LowSclkInterruptThreshold,
|
||
|
|
DRAM_LOG_ADDR_H,
|
||
|
|
DRAM_LOG_ADDR_L,
|
||
|
|
DRAM_LOG_PHY_ADDR_H,
|
||
|
|
DRAM_LOG_PHY_ADDR_L,
|
||
|
|
DRAM_LOG_BUFF_SIZE,
|
||
|
|
};
|
||
|
|
|
||
|
|
|
||
|
|
enum SMU_MAC_DEFINITION {
|
||
|
|
SMU_MAX_LEVELS_GRAPHICS = 0,
|
||
|
|
SMU_MAX_LEVELS_MEMORY,
|
||
|
|
SMU_MAX_LEVELS_LINK,
|
||
|
|
SMU_MAX_ENTRIES_SMIO,
|
||
|
|
SMU_MAX_LEVELS_VDDC,
|
||
|
|
SMU_MAX_LEVELS_VDDGFX,
|
||
|
|
SMU_MAX_LEVELS_VDDCI,
|
||
|
|
SMU_MAX_LEVELS_MVDD,
|
||
|
|
SMU_UVD_MCLK_HANDSHAKE_DISABLE,
|
||
|
|
};
|
||
|
|
|
||
|
|
extern int smum_get_argument(struct pp_hwmgr *hwmgr);
|
||
|
|
|
||
|
|
extern int smum_download_powerplay_table(struct pp_hwmgr *hwmgr, void **table);
|
||
|
|
|
||
|
|
extern int smum_upload_powerplay_table(struct pp_hwmgr *hwmgr);
|
||
|
|
|
||
|
|
extern int smum_send_msg_to_smc(struct pp_hwmgr *hwmgr, uint16_t msg);
|
||
|
|
|
||
|
|
extern int smum_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr,
|
||
|
|
uint16_t msg, uint32_t parameter);
|
||
|
|
|
||
|
|
extern int smu_allocate_memory(void *device, uint32_t size,
|
||
|
|
enum cgs_gpu_mem_type type,
|
||
|
|
uint32_t byte_align, uint64_t *mc_addr,
|
||
|
|
void **kptr, void *handle);
|
||
|
|
|
||
|
|
extern int smu_free_memory(void *device, void *handle);
|
||
|
|
|
||
|
|
extern int smum_update_sclk_threshold(struct pp_hwmgr *hwmgr);
|
||
|
|
|
||
|
|
extern int smum_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type);
|
||
|
|
extern int smum_process_firmware_header(struct pp_hwmgr *hwmgr);
|
||
|
|
extern int smum_thermal_avfs_enable(struct pp_hwmgr *hwmgr);
|
||
|
|
extern int smum_thermal_setup_fan_table(struct pp_hwmgr *hwmgr);
|
||
|
|
extern int smum_init_smc_table(struct pp_hwmgr *hwmgr);
|
||
|
|
extern int smum_populate_all_graphic_levels(struct pp_hwmgr *hwmgr);
|
||
|
|
extern int smum_populate_all_memory_levels(struct pp_hwmgr *hwmgr);
|
||
|
|
extern int smum_initialize_mc_reg_table(struct pp_hwmgr *hwmgr);
|
||
|
|
extern uint32_t smum_get_offsetof(struct pp_hwmgr *hwmgr,
|
||
|
|
uint32_t type, uint32_t member);
|
||
|
|
extern uint32_t smum_get_mac_definition(struct pp_hwmgr *hwmgr, uint32_t value);
|
||
|
|
|
||
|
|
extern bool smum_is_dpm_running(struct pp_hwmgr *hwmgr);
|
||
|
|
|
||
|
|
extern int smum_populate_requested_graphic_levels(struct pp_hwmgr *hwmgr,
|
||
|
|
struct amd_pp_profile *request);
|
||
|
|
|
||
|
|
extern bool smum_is_hw_avfs_present(struct pp_hwmgr *hwmgr);
|
||
|
|
|
||
|
|
|
||
|
|
#endif
|