89 lines
3.7 KiB
Modula-2
89 lines
3.7 KiB
Modula-2
/* Definitions of target machine for GNU compiler, for IBM RS/6000.
|
|
Copyright (C) 2002-2021 Free Software Foundation, Inc.
|
|
Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)
|
|
|
|
This file is part of GCC.
|
|
|
|
GCC is free software; you can redistribute it and/or modify it
|
|
under the terms of the GNU General Public License as published
|
|
by the Free Software Foundation; either version 3, or (at your
|
|
option) any later version.
|
|
|
|
GCC is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with GCC; see the file COPYING3. If not see
|
|
<http://www.gnu.org/licenses/>. */
|
|
|
|
/* We order the 3 128-bit floating point types so that IFmode (IBM 128-bit
|
|
floating point) is the 128-bit floating point type with the highest
|
|
precision (128 bits). This so that machine independent parts of the
|
|
compiler do not try to widen IFmode to TFmode on ISA 3.0 (power9) that has
|
|
hardware support for IEEE 128-bit. We set TFmode (long double mode) in
|
|
between, and KFmode (explicit __float128) below it.
|
|
|
|
Previously, IFmode and KFmode were defined to be fractional modes and TFmode
|
|
was the standard mode. Since IFmode does not define the normal arithmetic
|
|
insns (other than neg/abs), on a ISA 3.0 system, the machine independent
|
|
parts of the compiler would see that TFmode has the necessary hardware
|
|
support, and widen the operation from IFmode to TFmode. However, IEEE
|
|
128-bit is not strictly a super-set of IBM extended double and the
|
|
conversion to/from IEEE 128-bit was a function call.
|
|
|
|
We now make IFmode the highest fractional mode, which means its values are
|
|
not considered for widening. Since we don't define insns for IFmode, the
|
|
IEEE 128-bit modes would not widen to IFmode. */
|
|
|
|
#ifndef RS6000_MODES_H
|
|
#include "config/rs6000/rs6000-modes.h"
|
|
#endif
|
|
|
|
/* IBM 128-bit floating point. */
|
|
FRACTIONAL_FLOAT_MODE (IF, FLOAT_PRECISION_IFmode, 16, ibm_extended_format);
|
|
|
|
/* Explicit IEEE 128-bit floating point. */
|
|
FRACTIONAL_FLOAT_MODE (KF, FLOAT_PRECISION_KFmode, 16, ieee_quad_format);
|
|
|
|
/* 128-bit floating point, either IBM 128-bit or IEEE 128-bit. This is
|
|
adjusted in rs6000_option_override_internal to be the appropriate floating
|
|
point type. */
|
|
FRACTIONAL_FLOAT_MODE (TF, FLOAT_PRECISION_TFmode, 16, ieee_quad_format);
|
|
|
|
/* Add any extra modes needed to represent the condition code.
|
|
|
|
For the RS/6000, we need separate modes when unsigned (logical) comparisons
|
|
are being done and we need a separate mode for floating-point. We also
|
|
use a mode for the case when we are comparing the results of two
|
|
comparisons, as then only the EQ bit is valid in the register. */
|
|
|
|
CC_MODE (CCUNS);
|
|
CC_MODE (CCFP);
|
|
CC_MODE (CCEQ);
|
|
|
|
/* Vector modes. */
|
|
|
|
/* VMX/VSX. */
|
|
VECTOR_MODES (INT, 16); /* V16QI V8HI V4SI V2DI */
|
|
VECTOR_MODE (INT, TI, 1); /* V1TI */
|
|
VECTOR_MODES (FLOAT, 16); /* V8HF V4SF V2DF */
|
|
|
|
/* Two VMX/VSX vectors (for permute, select, concat, etc.) */
|
|
VECTOR_MODES (INT, 32); /* V32QI V16HI V8SI V4DI */
|
|
VECTOR_MODES (FLOAT, 32); /* V16HF V8SF V4DF */
|
|
|
|
/* Half VMX/VSX vector (for internal use) */
|
|
VECTOR_MODE (FLOAT, SF, 2); /* V2SF */
|
|
VECTOR_MODE (INT, SI, 2); /* V2SI */
|
|
|
|
/* Replacement for TImode that only is allowed in GPRs. We also use PTImode
|
|
for quad memory atomic operations to force getting an even/odd register
|
|
combination. */
|
|
PARTIAL_INT_MODE (TI, 128, PTI);
|
|
|
|
/* Modes used by __vector_pair and __vector_quad. */
|
|
OPAQUE_MODE (OO, 32);
|
|
OPAQUE_MODE (XO, 64);
|