27 lines
1.0 KiB
Plaintext
27 lines
1.0 KiB
Plaintext
comment "Linaro toolchains available for Cortex-A + EABIhf"
|
|
depends on BR2_arm
|
|
depends on !BR2_ARM_CPU_ARMV7A || !BR2_ARM_EABIHF
|
|
|
|
config BR2_TOOLCHAIN_EXTERNAL_LINARO_ARM
|
|
bool "Linaro ARM 2018.05"
|
|
depends on BR2_arm
|
|
depends on BR2_ARM_CPU_ARMV7A || BR2_ARM_CPU_ARMV8A
|
|
depends on BR2_HOSTARCH = "x86_64" || BR2_HOSTARCH = "x86"
|
|
depends on BR2_ARM_EABIHF
|
|
select BR2_TOOLCHAIN_EXTERNAL_GLIBC
|
|
select BR2_TOOLCHAIN_HAS_SSP
|
|
select BR2_TOOLCHAIN_HAS_NATIVE_RPC
|
|
select BR2_INSTALL_LIBSTDCPP
|
|
select BR2_TOOLCHAIN_HEADERS_AT_LEAST_4_10
|
|
select BR2_TOOLCHAIN_GCC_AT_LEAST_7
|
|
select BR2_TOOLCHAIN_HAS_FORTRAN
|
|
select BR2_TOOLCHAIN_HAS_OPENMP
|
|
help
|
|
Linaro toolchain for the ARM architecture. It uses Linaro
|
|
GCC 2018.05 (based on gcc 7.3.1), Linaro GDB 2018.05 (based on
|
|
GDB 8.1), glibc 2.25, Binutils 2018.05 (based on 2.28). It
|
|
generates code that runs on all Cortex-A profile devices,
|
|
but tuned for the Cortex-A9. The code generated is Thumb 2,
|
|
with the hard floating point calling convention, and uses
|
|
the VFPv3-D16 FPU instructions.
|