FPGA_module/test/par/db/test.sld_design_entry_dsc.sci