Warning (10268): Verilog HDL information at uart_top.v(30): always construct contains both blocking and non-blocking assignments