FPGA_module/clk/build.bat

3 lines
44 B
Batchfile

iverilog -o out clk_test.v clk_tb.v
vvp out