FPGA_module/uart/par/output_files/excute.sta.summary

42 lines
912 B
Plaintext
Raw Normal View History

2024-08-04 06:24:44 +00:00
------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------
Type : Slow 1200mV 85C Model Setup 'clk'
2024-08-08 14:49:44 +00:00
Slack : -2.755
TNS : -127.391
2024-08-04 06:24:44 +00:00
Type : Slow 1200mV 85C Model Hold 'clk'
2024-08-08 14:49:44 +00:00
Slack : 0.452
2024-08-04 06:24:44 +00:00
TNS : 0.000
Type : Slow 1200mV 85C Model Minimum Pulse Width 'clk'
Slack : -3.000
2024-08-08 14:49:44 +00:00
TNS : -102.629
2024-08-04 06:24:44 +00:00
Type : Slow 1200mV 0C Model Setup 'clk'
2024-08-08 14:49:44 +00:00
Slack : -2.450
TNS : -113.178
2024-08-04 06:24:44 +00:00
Type : Slow 1200mV 0C Model Hold 'clk'
2024-08-08 14:49:44 +00:00
Slack : 0.400
2024-08-04 06:24:44 +00:00
TNS : 0.000
Type : Slow 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : -3.000
2024-08-08 14:49:44 +00:00
TNS : -102.629
2024-08-04 06:24:44 +00:00
Type : Fast 1200mV 0C Model Setup 'clk'
2024-08-08 14:49:44 +00:00
Slack : -0.612
TNS : -18.300
2024-08-04 06:24:44 +00:00
Type : Fast 1200mV 0C Model Hold 'clk'
2024-08-08 14:49:44 +00:00
Slack : 0.186
2024-08-04 06:24:44 +00:00
TNS : 0.000
Type : Fast 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : -3.000
2024-08-08 14:49:44 +00:00
TNS : -74.348
2024-08-04 06:24:44 +00:00
------------------------------------------------------------