FPGA_module/uart/par/output_files/excute.map.smsg

2 lines
129 B
Plaintext
Raw Normal View History

2024-08-04 06:24:44 +00:00
Warning (10268): Verilog HDL information at uart_top.v(30): always construct contains both blocking and non-blocking assignments