FPGA_module/uart/build.bat

3 lines
75 B
Batchfile
Raw Normal View History

2024-08-04 06:24:44 +00:00
iverilog -o out uart_tx.v uart_tb.v uart_top.v uart_rx.v div_clk.v
vvp out