FPGA_module/test/par/output_files/test.map.summary

15 lines
452 B
Plaintext
Raw Normal View History

2024-08-04 06:24:44 +00:00
Analysis & Synthesis Status : Successful - Sat Aug 03 00:24:12 2024
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : test
Top-level Entity Name : test_top
Family : Cyclone IV E
Total logic elements : 33
Total combinational functions : 25
Dedicated logic registers : 27
Total registers : 27
Total pins : 10
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0