281 lines
21 KiB
Plaintext
281 lines
21 KiB
Plaintext
|
Analysis & Synthesis report for test
|
||
|
|
Sat Aug 03 00:24:12 2024
|
||
|
|
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
|
||
|
|
|
||
|
|
|
||
|
|
---------------------
|
||
|
|
; Table of Contents ;
|
||
|
|
---------------------
|
||
|
|
1. Legal Notice
|
||
|
|
2. Analysis & Synthesis Summary
|
||
|
|
3. Analysis & Synthesis Settings
|
||
|
|
4. Parallel Compilation
|
||
|
|
5. Analysis & Synthesis Source Files Read
|
||
|
|
6. Analysis & Synthesis Resource Usage Summary
|
||
|
|
7. Analysis & Synthesis Resource Utilization by Entity
|
||
|
|
8. General Register Statistics
|
||
|
|
9. Parameter Settings for User Entity Instance: div_clk:div_clk_inst
|
||
|
|
10. Elapsed Time Per Partition
|
||
|
|
11. Analysis & Synthesis Messages
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
----------------
|
||
|
|
; Legal Notice ;
|
||
|
|
----------------
|
||
|
|
Copyright (C) 1991-2013 Altera Corporation
|
||
|
|
Your use of Altera Corporation's design tools, logic functions
|
||
|
|
and other software and tools, and its AMPP partner logic
|
||
|
|
functions, and any output files from any of the foregoing
|
||
|
|
(including device programming or simulation files), and any
|
||
|
|
associated documentation or information are expressly subject
|
||
|
|
to the terms and conditions of the Altera Program License
|
||
|
|
Subscription Agreement, Altera MegaCore Function License
|
||
|
|
Agreement, or other applicable license agreement, including,
|
||
|
|
without limitation, that your use is for the sole purpose of
|
||
|
|
programming logic devices manufactured by Altera and sold by
|
||
|
|
Altera or its authorized distributors. Please refer to the
|
||
|
|
applicable agreement for further details.
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
+----------------------------------------------------------------------------------+
|
||
|
|
; Analysis & Synthesis Summary ;
|
||
|
|
+------------------------------------+---------------------------------------------+
|
||
|
|
; Analysis & Synthesis Status ; Successful - Sat Aug 03 00:24:12 2024 ;
|
||
|
|
; Quartus II 64-Bit Version ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
|
||
|
|
; Revision Name ; test ;
|
||
|
|
; Top-level Entity Name ; test_top ;
|
||
|
|
; Family ; Cyclone IV E ;
|
||
|
|
; Total logic elements ; 33 ;
|
||
|
|
; Total combinational functions ; 25 ;
|
||
|
|
; Dedicated logic registers ; 27 ;
|
||
|
|
; Total registers ; 27 ;
|
||
|
|
; Total pins ; 10 ;
|
||
|
|
; Total virtual pins ; 0 ;
|
||
|
|
; Total memory bits ; 0 ;
|
||
|
|
; Embedded Multiplier 9-bit elements ; 0 ;
|
||
|
|
; Total PLLs ; 0 ;
|
||
|
|
+------------------------------------+---------------------------------------------+
|
||
|
|
|
||
|
|
|
||
|
|
+----------------------------------------------------------------------------------------------------------------------+
|
||
|
|
; Analysis & Synthesis Settings ;
|
||
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
||
|
|
; Option ; Setting ; Default Value ;
|
||
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
||
|
|
; Device ; EP4CE10F17C8 ; ;
|
||
|
|
; Top-level entity name ; test_top ; test ;
|
||
|
|
; Family name ; Cyclone IV E ; Cyclone IV GX ;
|
||
|
|
; Use smart compilation ; Off ; Off ;
|
||
|
|
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
||
|
|
; Enable compact report table ; Off ; Off ;
|
||
|
|
; Restructure Multiplexers ; Auto ; Auto ;
|
||
|
|
; Create Debugging Nodes for IP Cores ; Off ; Off ;
|
||
|
|
; Preserve fewer node names ; On ; On ;
|
||
|
|
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
|
||
|
|
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
|
||
|
|
; VHDL Version ; VHDL_1993 ; VHDL_1993 ;
|
||
|
|
; State Machine Processing ; Auto ; Auto ;
|
||
|
|
; Safe State Machine ; Off ; Off ;
|
||
|
|
; Extract Verilog State Machines ; On ; On ;
|
||
|
|
; Extract VHDL State Machines ; On ; On ;
|
||
|
|
; Ignore Verilog initial constructs ; Off ; Off ;
|
||
|
|
; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
|
||
|
|
; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
|
||
|
|
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
|
||
|
|
; Infer RAMs from Raw Logic ; On ; On ;
|
||
|
|
; Parallel Synthesis ; On ; On ;
|
||
|
|
; DSP Block Balancing ; Auto ; Auto ;
|
||
|
|
; NOT Gate Push-Back ; On ; On ;
|
||
|
|
; Power-Up Don't Care ; On ; On ;
|
||
|
|
; Remove Redundant Logic Cells ; Off ; Off ;
|
||
|
|
; Remove Duplicate Registers ; On ; On ;
|
||
|
|
; Ignore CARRY Buffers ; Off ; Off ;
|
||
|
|
; Ignore CASCADE Buffers ; Off ; Off ;
|
||
|
|
; Ignore GLOBAL Buffers ; Off ; Off ;
|
||
|
|
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
|
||
|
|
; Ignore LCELL Buffers ; Off ; Off ;
|
||
|
|
; Ignore SOFT Buffers ; On ; On ;
|
||
|
|
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
|
||
|
|
; Optimization Technique ; Balanced ; Balanced ;
|
||
|
|
; Carry Chain Length ; 70 ; 70 ;
|
||
|
|
; Auto Carry Chains ; On ; On ;
|
||
|
|
; Auto Open-Drain Pins ; On ; On ;
|
||
|
|
; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
|
||
|
|
; Auto ROM Replacement ; On ; On ;
|
||
|
|
; Auto RAM Replacement ; On ; On ;
|
||
|
|
; Auto DSP Block Replacement ; On ; On ;
|
||
|
|
; Auto Shift Register Replacement ; Auto ; Auto ;
|
||
|
|
; Allow Shift Register Merging across Hierarchies ; Auto ; Auto ;
|
||
|
|
; Auto Clock Enable Replacement ; On ; On ;
|
||
|
|
; Strict RAM Replacement ; Off ; Off ;
|
||
|
|
; Allow Synchronous Control Signals ; On ; On ;
|
||
|
|
; Force Use of Synchronous Clear Signals ; Off ; Off ;
|
||
|
|
; Auto RAM Block Balancing ; On ; On ;
|
||
|
|
; Auto RAM to Logic Cell Conversion ; Off ; Off ;
|
||
|
|
; Auto Resource Sharing ; Off ; Off ;
|
||
|
|
; Allow Any RAM Size For Recognition ; Off ; Off ;
|
||
|
|
; Allow Any ROM Size For Recognition ; Off ; Off ;
|
||
|
|
; Allow Any Shift Register Size For Recognition ; Off ; Off ;
|
||
|
|
; Use LogicLock Constraints during Resource Balancing ; On ; On ;
|
||
|
|
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
|
||
|
|
; Timing-Driven Synthesis ; On ; On ;
|
||
|
|
; Report Parameter Settings ; On ; On ;
|
||
|
|
; Report Source Assignments ; On ; On ;
|
||
|
|
; Report Connectivity Checks ; On ; On ;
|
||
|
|
; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
|
||
|
|
; Synchronization Register Chain Length ; 2 ; 2 ;
|
||
|
|
; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
|
||
|
|
; HDL message level ; Level2 ; Level2 ;
|
||
|
|
; Suppress Register Optimization Related Messages ; Off ; Off ;
|
||
|
|
; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ;
|
||
|
|
; Number of Swept Nodes Reported in Synthesis Report ; 5000 ; 5000 ;
|
||
|
|
; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
|
||
|
|
; Clock MUX Protection ; On ; On ;
|
||
|
|
; Auto Gated Clock Conversion ; Off ; Off ;
|
||
|
|
; Block Design Naming ; Auto ; Auto ;
|
||
|
|
; SDC constraint protection ; Off ; Off ;
|
||
|
|
; Synthesis Effort ; Auto ; Auto ;
|
||
|
|
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ;
|
||
|
|
; Pre-Mapping Resynthesis Optimization ; Off ; Off ;
|
||
|
|
; Analysis & Synthesis Message Level ; Medium ; Medium ;
|
||
|
|
; Disable Register Merging Across Hierarchies ; Auto ; Auto ;
|
||
|
|
; Resource Aware Inference For Block RAM ; On ; On ;
|
||
|
|
; Synthesis Seed ; 1 ; 1 ;
|
||
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
||
|
|
|
||
|
|
|
||
|
|
+------------------------------------------+
|
||
|
|
; Parallel Compilation ;
|
||
|
|
+----------------------------+-------------+
|
||
|
|
; Processors ; Number ;
|
||
|
|
+----------------------------+-------------+
|
||
|
|
; Number detected on machine ; 12 ;
|
||
|
|
; Maximum allowed ; 12 ;
|
||
|
|
; ; ;
|
||
|
|
; Average used ; 1.00 ;
|
||
|
|
; Maximum used ; 1 ;
|
||
|
|
; ; ;
|
||
|
|
; Usage by Processor ; % Time Used ;
|
||
|
|
; Processor 1 ; 100.0% ;
|
||
|
|
; Processors 2-12 ; 0.0% ;
|
||
|
|
+----------------------------+-------------+
|
||
|
|
|
||
|
|
|
||
|
|
+--------------------------------------------------------------------------------------------------------------------------+
|
||
|
|
; Analysis & Synthesis Source Files Read ;
|
||
|
|
+----------------------------------+-----------------+------------------------+----------------------------------+---------+
|
||
|
|
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ;
|
||
|
|
+----------------------------------+-----------------+------------------------+----------------------------------+---------+
|
||
|
|
; ../test_top.v ; yes ; User Verilog HDL File ; E:/FPGA/FPGA_lib/test/test_top.v ; ;
|
||
|
|
; ../div_clk.v ; yes ; User Verilog HDL File ; E:/FPGA/FPGA_lib/test/div_clk.v ; ;
|
||
|
|
+----------------------------------+-----------------+------------------------+----------------------------------+---------+
|
||
|
|
|
||
|
|
|
||
|
|
+-----------------------------------------------------------+
|
||
|
|
; Analysis & Synthesis Resource Usage Summary ;
|
||
|
|
+---------------------------------------------+-------------+
|
||
|
|
; Resource ; Usage ;
|
||
|
|
+---------------------------------------------+-------------+
|
||
|
|
; Estimated Total logic elements ; 33 ;
|
||
|
|
; ; ;
|
||
|
|
; Total combinational functions ; 25 ;
|
||
|
|
; Logic element usage by number of LUT inputs ; ;
|
||
|
|
; -- 4 input functions ; 3 ;
|
||
|
|
; -- 3 input functions ; 1 ;
|
||
|
|
; -- <=2 input functions ; 21 ;
|
||
|
|
; ; ;
|
||
|
|
; Logic elements by mode ; ;
|
||
|
|
; -- normal mode ; 10 ;
|
||
|
|
; -- arithmetic mode ; 15 ;
|
||
|
|
; ; ;
|
||
|
|
; Total registers ; 27 ;
|
||
|
|
; -- Dedicated logic registers ; 27 ;
|
||
|
|
; -- I/O registers ; 0 ;
|
||
|
|
; ; ;
|
||
|
|
; I/O pins ; 10 ;
|
||
|
|
; Embedded Multiplier 9-bit elements ; 0 ;
|
||
|
|
; Maximum fan-out node ; rst_n~input ;
|
||
|
|
; Maximum fan-out ; 27 ;
|
||
|
|
; Total fan-out ; 153 ;
|
||
|
|
; Average fan-out ; 2.13 ;
|
||
|
|
+---------------------------------------------+-------------+
|
||
|
|
|
||
|
|
|
||
|
|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||
|
|
; Analysis & Synthesis Resource Utilization by Entity ;
|
||
|
|
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
|
||
|
|
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
|
||
|
|
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
|
||
|
|
; |test_top ; 25 (8) ; 27 (16) ; 0 ; 0 ; 0 ; 0 ; 10 ; 0 ; |test_top ; work ;
|
||
|
|
; |div_clk:div_clk_inst| ; 17 (17) ; 11 (11) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |test_top|div_clk:div_clk_inst ; work ;
|
||
|
|
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
|
||
|
|
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
||
|
|
|
||
|
|
|
||
|
|
+------------------------------------------------------+
|
||
|
|
; General Register Statistics ;
|
||
|
|
+----------------------------------------------+-------+
|
||
|
|
; Statistic ; Value ;
|
||
|
|
+----------------------------------------------+-------+
|
||
|
|
; Total registers ; 27 ;
|
||
|
|
; Number of registers using Synchronous Clear ; 0 ;
|
||
|
|
; Number of registers using Synchronous Load ; 0 ;
|
||
|
|
; Number of registers using Asynchronous Clear ; 27 ;
|
||
|
|
; Number of registers using Asynchronous Load ; 0 ;
|
||
|
|
; Number of registers using Clock Enable ; 0 ;
|
||
|
|
; Number of registers using Preset ; 0 ;
|
||
|
|
+----------------------------------------------+-------+
|
||
|
|
|
||
|
|
|
||
|
|
+-------------------------------------------------------------------+
|
||
|
|
; Parameter Settings for User Entity Instance: div_clk:div_clk_inst ;
|
||
|
|
+----------------+-------+------------------------------------------+
|
||
|
|
; Parameter Name ; Value ; Type ;
|
||
|
|
+----------------+-------+------------------------------------------+
|
||
|
|
; DIV ; 50 ; Signed Integer ;
|
||
|
|
; COUNT_WITH ; 10 ; Signed Integer ;
|
||
|
|
+----------------+-------+------------------------------------------+
|
||
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
||
|
|
|
||
|
|
|
||
|
|
+-------------------------------+
|
||
|
|
; Elapsed Time Per Partition ;
|
||
|
|
+----------------+--------------+
|
||
|
|
; Partition Name ; Elapsed Time ;
|
||
|
|
+----------------+--------------+
|
||
|
|
; Top ; 00:00:00 ;
|
||
|
|
+----------------+--------------+
|
||
|
|
|
||
|
|
|
||
|
|
+-------------------------------+
|
||
|
|
; Analysis & Synthesis Messages ;
|
||
|
|
+-------------------------------+
|
||
|
|
Info: *******************************************************************
|
||
|
|
Info: Running Quartus II 64-Bit Analysis & Synthesis
|
||
|
|
Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
|
||
|
|
Info: Processing started: Sat Aug 03 00:24:10 2024
|
||
|
|
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
|
||
|
|
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
|
||
|
|
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_lib/test/test_top.v
|
||
|
|
Info (12023): Found entity 1: test_top
|
||
|
|
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_lib/test/div_clk.v
|
||
|
|
Info (12023): Found entity 1: div_clk
|
||
|
|
Info (12127): Elaborating entity "test_top" for the top level hierarchy
|
||
|
|
Info (12128): Elaborating entity "div_clk" for hierarchy "div_clk:div_clk_inst"
|
||
|
|
Info (286030): Timing-Driven Synthesis is running
|
||
|
|
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
|
||
|
|
Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
|
||
|
|
Info (21057): Implemented 43 device resources after synthesis - the final resource count might be different
|
||
|
|
Info (21058): Implemented 2 input pins
|
||
|
|
Info (21059): Implemented 8 output pins
|
||
|
|
Info (21061): Implemented 33 logic cells
|
||
|
|
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
|
||
|
|
Info: Peak virtual memory: 4662 megabytes
|
||
|
|
Info: Processing ended: Sat Aug 03 00:24:12 2024
|
||
|
|
Info: Elapsed time: 00:00:02
|
||
|
|
Info: Total CPU time (on all processors): 00:00:01
|
||
|
|
|
||
|
|
|