FPGA_module/clk/build.bat

3 lines
44 B
Batchfile
Raw Permalink Normal View History

2024-08-04 06:24:44 +00:00
iverilog -o out clk_test.v clk_tb.v
vvp out